## General Description

The ICS854S202I-01 is a 12:2 Differential-to-LVDS Clock Multiplexer which can operate up to 3GHz. The ICS854S202I-01 has twelve selectable differential clock inputs, any of which can be independently routed to either of the two LVDS outputs. The CLKx, nCLKx input pairs can accept LVPECL, LVDS or CML levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits.

## Features

- Two differential 2.5V LVDS clock outputs
- Twelve selectable differential clock inputs
- CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML
- Maximum output frequency: 3GHz
- Propagation delay: 1.1 ns (maximum)
- Input skew: 100ps (maximum)
- Output skew: 50ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Additive phase jitter, RMS (12kHz - 20MHz): 0.16ps (typical)
- Full 2.5 V operating supply mode
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature

Pin Assignment


## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CLK2 | Input | Pulldown | Non-inverting differential clock input. |
| 2 | nCLK2 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| $\begin{aligned} & 3, \\ & 4, \\ & 9, \\ & 10 \end{aligned}$ | $\begin{aligned} & \text { SELA_0, } \\ & \text { SELA_1, } \\ & \text { SELA_2, } \\ & \text { SELA_3 } \end{aligned}$ | Input | Pulldown | Clock select pins for Bank A output pair. See Control Input Function Table. LVCMOS/LVTTL interface levels. See Table 3B. |
| 5, 18, 32, 43 | $V_{D D}$ | Power |  | Power supply pins. |
| 6, 7 | QA, nQA | Output |  | Clock outputs. LVDS interface levels. |
| $\begin{gathered} 8,15,22,29 \\ 39,46 \end{gathered}$ | GND | Power |  | Power supply ground. |
| 11 | CLK3 | Input | Pulldown | Non-inverting differential clock input. |
| 12 | nCLK3 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 13 | nCLK4 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 14 | CLK4 | Input | Pulldown | Non-inverting differential clock input. |
| 16 | nCLK5 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 17 | CLK5 | Input | Pulldown | Non-inverting differential clock input. |
| 18, 43 | $V_{\text {DD }}$ | Power |  | Positive supply pins. |
| 19 | OEA | Input | Pullup | Output enable pin. Controls enabling and disabling of QA, nQA output pair. LVCMOS/LVTTL interface levels. |
| 20 | CLK6 | Input | Pulldown | Non-inverting differential clock input. |
| 21 | nCLK6 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 23 | CLK7 | Input | Pulldown | Non-inverting differential clock input. |
| 24 | nCLK7 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 25 | nCLK8 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 26 | CLK8 | Input | Pulldown | Non-inverting differential clock input. |
| $\begin{aligned} & 27, \\ & 28, \\ & 33, \\ & 34 \end{aligned}$ | $\begin{aligned} & \text { SELB_3, } \\ & \text { SELB_2, } \\ & \text { SELB_1, } \\ & \text { SELB_0 } \end{aligned}$ | Input | Pulldown | Clock select pins for Bank B output pair. See Control Input Function Table. LVCMOS/LVTTL interface levels. See Table 3C. |
| 30, 31 | nQB, QB | Output |  | Clock outputs. LVDS interface levels. |
| 35 | nCLK9 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 36 | CLK9 | Input | Pulldown | Non-inverting differential clock input. |
| 37 | nCLK10 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 38 | CLK10 | Input | Pulldown | Non-inverting differential clock input. |
| 40 | nCLK11 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 41 | CLK11 | Input | Pulldown | Non-inverting differential clock input. |
| 42 | OEB | Input | Pullup | Output enable pin. Controls enabling and disabling of QB, nQB output pair. LVCMOS/LVTTL interface levels. |
| 44 | CLK0 | Input | Pulldown | Non-inverting differential clock input. |


| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| 45 | nCLK0 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |
| 47 | CLK1 | Input | Pulldown | Non-inverting differential clock input. |
| 48 | nCLK1 | Input | Pullup/Pulldown | Inverting differential clock input. $\mathrm{V}_{\mathrm{DD}} / 2$ default when left floating. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance |  |  | 2 |  | pF |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 | $\mathrm{k} \Omega$ |  |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | 51 | $\mathrm{k} \Omega$ |  |

Table 3A. OEA, OEB Control Input Function Table

| Input | Output |
| :---: | :---: |
| OEA, OEB | QA, nQA, QB, nQB |
| 0 | Disabled (Logic LOW) |
| 1 | Active (default) |

Table 3B. SEL_A Control Input Function Table

| Control Input |  |  |  | Input Selected to QA, nQA |
| :---: | :---: | :---: | :---: | :---: |
| SELA_3 | SELA_2 | SELA_1 | SELA_0 |  |
| 0 | 0 | 0 | 0 | CLK0, nCLKO (default) |
| 0 | 0 | 0 | 1 | CLK1, nCLK1 |
| 0 | 0 | 1 | 0 | CLK2, nCLK2 |
| 0 | 0 | 1 | 1 | CLK3, nCLK3 |
| 0 | 1 | 0 | 0 | CLK4, nCLK4 |
| 0 | 1 | 0 | 1 | CLK5, nCLK5 |
| 0 | 1 | 1 | 0 | CLK6, nCLK6 |
| 0 | 1 | 1 | 1 | CLK7, nCLK7 |
| 1 | 0 | 0 | 0 | CLK8, nCLK8 |
| 1 | 0 | 0 | 1 | CLK9, nCLK9 |
| 1 | 0 | 1 | 0 | CLK10, nCLK10 |
| 1 | 0 | 1 | 1 | CLK11, nCLK11 |
| 1 | 1 | 0 | 0 | Output at logic LOW |
| 1 | 1 | 0 | 1 | Output at logic LOW |
| 1 | 1 | 1 | 0 | Output at logic LOW |
| 1 | 1 | 1 | 1 | Output at logic LOW |

Table 3C. SEL_B Control Input Function Table

| Control Input |  |  |  | Input Selected to QB, nQB |
| :---: | :---: | :---: | :---: | :---: |
| SELB_3 | SELB_2 | SELB_1 | SELB_0 |  |
| 0 | 0 | 0 | 0 | CLK0, nCLKO (default) |
| 0 | 0 | 0 | 1 | CLK1, nCLK1 |
| 0 | 0 | 1 | 0 | CLK2, nCLK2 |
| 0 | 0 | 1 | 1 | CLK3, nCLK3 |
| 0 | 1 | 0 | 0 | CLK4, nCLK4 |
| 0 | 1 | 0 | 1 | CLK5, nCLK5 |
| 0 | 1 | 1 | 0 | CLK6, nCLK6 |
| 0 | 1 | 1 | 1 | CLK7, nCLK7 |
| 1 | 0 | 0 | 0 | CLK8, nCLK8 |
| 1 | 0 | 0 | 1 | CLK9, nCLK9 |
| 1 | 0 | 1 | 0 | CLK10, nCLK10 |
| 1 | 0 | 1 | 1 | CLK11, nCLK11 |
| 1 | 1 | 0 | 0 | Output at logic LOW |
| 1 | 1 | 0 | 1 | Output at logic LOW |
| 1 | 1 | 1 | 0 | Output at logic LOW |
| 1 | 1 | 1 | 1 | Output at logic LOW |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or $A C$ Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, I (LVDS) |  |
| Continuous Current | 10 mA |
| Surge Current | 15 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $70.2^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Power Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  | 110 | 128 | ma |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 1.7 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | -0.3 |  | 0.7 | V |
| IIH | Input High Current | $\begin{aligned} & \text { SELA_[3:0], } \\ & \text { SELB_[3:0] } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | OEA, OEB | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current | $\begin{aligned} & \text { SELA_[3:0, } \\ & \text { SELB_[3:0] } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
|  |  | OEA, OEB | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |

Table 4C. Differential DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\begin{aligned} & \text { CLK[0:11], } \\ & \text { nCLK[0:11] } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=2.625 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | CLK[0:11] | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -10 |  |  | $\mu \mathrm{A}$ |
|  |  | nCLK[0:11] | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{PP}}$ | Peak-to-Peak Input Voltage; NOTE 1 |  |  | 0.15 |  | 1.5 | V |
| $\mathrm{V}_{\text {CMR }}$ | Common Mode Input Voltage: NOTE 1, 2 |  |  | GND + 0.5 |  | $V_{D D}-0.7$ | V |

NOTE 1: $\mathrm{V}_{\text {IL }}$ should not be less than -0.3 V .
NOTE 2: Common mode voltage is defined as $\mathrm{V}_{\mathrm{IH}}$.

Table 4D. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OD }}$ | Differential Output Voltage |  | 247 |  | 454 | mV |
| $\Delta \mathrm{V}_{\text {OD }}$ | $\mathrm{V}_{\text {OD }}$ Magnitude Change |  |  |  | 50 |  |
| $\mathrm{~V}_{\text {OS }}$ | Offset Voltage |  | 1.2 |  | mV |  |
| $\Delta \mathrm{V}_{\text {OS }}$ | $\mathrm{V}_{\text {OS }}$ Magnitude Change |  |  | 1.4 | V |  |

Table 5. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fout | Output Frequency |  |  |  | 3 | GHz |
| $\mathrm{tp}_{\text {LH }}$ | Propagation Delay, Low to High; NOTE 1 | $\mathrm{f}_{\text {Out }}<2 \mathrm{GHz}$ | 450 | 660 | 1100 | ps |
|  |  | $\mathrm{f}_{\text {Out }}>2 \mathrm{GHz}$ | 550 | 700 | 900 | ps |
| $\mathrm{tp}_{\mathrm{HL}}$ | Propagation Delay, High to Low; NOTE 1 | $\mathrm{f}_{\text {OUT }}<2 \mathrm{GHz}$ | 450 | 660 | 1100 | ps |
|  |  | $\mathrm{f}_{\text {Out }}>2 \mathrm{CHz}$ | 550 | 700 | 900 | ps |
| tsk(0) | Output Skew; NOTE 2, 3 |  |  | 25 | 50 | ps |
| tsk(i) | Input Skew; NOTE 3 |  |  | 25 | 100 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  | 250 | ps |
| tjit | Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section, NOTE 5 | 155.52MHz, Integration Range: $12 \mathrm{kHz}-20 \mathrm{MHz}$ |  | 0.16 | 0.215 | ps |
| $t_{R} / t_{F}$ | Output Rise/Fall Time | 20\% to 80\% | 50 | 110 | 250 | ps |
| odc | Output Duty Cycle; NOTE 6 |  | 40 | 50 | 60 | \% |
| MUX ${ }_{\text {ISOLATION }}$ | MUX Isolation | $\mathrm{f}_{\text {OUT }}<1.2 \mathrm{GHz}$ |  | 75 |  | dB |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range. NOTE that phase noise may increase slightly with higher operating temperature. However, they will remain in spec as long as the maximum transistor junction temperature is not violated. The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: Measured from the differential input cross point to the differential output cross point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential output cross point.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage, same frequency, same temperature and with equal load conditions. Using the same type of input on each device, measured at the differential output cross point.
NOTE 5: Driving only one input clock.
NOTE 6: The output duty cycle will depend on the input duty cycle.

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the $d B c$ Phase Noise. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1 Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels $(\mathrm{dBm})$ or a ratio
of the power in the 1 Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a $d B c$ value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.


Offset From Carrier Frequency (Hz)

As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

Used the Rhode \& Schwartz SMA100 as the input source.

## Parameter Measurement Information


2.5V Output Load Test Circuit


Part-to-Part Skew


## Output Skew



Differential Input Level


Input Skew

## Parameter Measurement Information, continued



Output Duty Cycle/Pulse Width


Propagation Delay


## Differential Output Voltage Setup



## Output Rise/Fall Time



MUX Isolation


Offset Voltage Setup

## Applications Information

## Recommendations for Unused Input and Output Pins

## Inputs:

## CLK/nCLK Inputs

For applications requiring only one differential input, the unused CLK and nCLK input can be left floating. Though not required, but for additional protection, a $1 \mathrm{k} \Omega$ resistor can be tied from CLK pin to ground.

## LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

LVDS Outputs
All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, there should be no trace attached

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} / 2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the $\mathrm{V}_{1}$ in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$, R1 and R2 value should be adjusted to set $\mathrm{V}_{1}$ at 1.25 V . The values below are for when both the single ended swing and $\mathrm{V}_{\mathrm{DD}}$ are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line
impedance. For most $50 \Omega$ applications, R3 and R4 can be $100 \Omega$. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however $\mathrm{V}_{\mathrm{IL}}$ cannot be less than -0.3 V and $\mathrm{V}_{I H}$ cannot be more than $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.


Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

### 2.5V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, CML and other differential signals. Both differential signals must meet the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CMR}}$ input requirements. Figures $2 A$ to $2 E$ show interface examples for the IN/nIN input with built-in $50 \Omega$ terminations driven by the most


Figure 2A. CLK/nCLK Input Driven by a 2.5V LVPECL Driver


Figure 2C. CLK/nCLK Input Driven by a 2.5V LVDS Driver


Figure 2E. CLK/nCLK Input Driven by an IDT Open Collector CML Driver
common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.


Figure 2B. CLK/nCLK Input Driven by a 2.5V LVPECL Driver


Figure 2D. CLK/nCLK Input Driven by a Built-In Pullup CML Driver

## LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance $\left(Z_{T}\right)$ is between $90 \Omega$ and $132 \Omega$. The actual value should be selected to match the differential impedance $\left(Z_{0}\right)$ of your transmission line. A typical point-to-point LVDS design uses a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The
standard termination schematic as shown in Figure $3 A$ can be used with either type of output structure. Figure 3B, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50 pF . If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.


LVDS Termination

## LVDS Power Considerations

This section provides information on power dissipation and junction temperature for the ICS854S2021-01.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the ICS854S202I-01 is the sum of the core power plus the output power dissipated due to the load. The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}+5 \%=2.625 \mathrm{~V}$, which gives worst case results.

- Power $_{\text {MAX }}=\mathrm{V}_{\mathrm{DD} \_ \text {MAX }}{ }^{*} \mathrm{I}_{\mathrm{DD} \text { _MAX }}=2.6255 \mathrm{~V}$ * $128 \mathrm{~mA}=\mathbf{3 3 6 m W}$


## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $70.2^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.336 \mathrm{~W} * 70.2^{\circ} \mathrm{C} / \mathrm{W}=108.6^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

## Table 6. Thermal Resistance $\theta_{\mathrm{JA}}$ for 48 Lead LQFP, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $70.2^{\circ} \mathrm{C} / \mathrm{W}$ | $60.4^{\circ} \mathrm{C} / \mathrm{W}$ | $56.9^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

Table 7. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 48 Lead LQFP,

| $\theta_{\text {JA }}$ vs. Air Flow |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $70.2^{\circ} \mathrm{C} / \mathrm{W}$ | $60.4^{\circ} \mathrm{C} / \mathrm{W}$ | $56.9^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for ICS854S202I-01 is: 8,537

## Package Outline and Package Dimensions

## Package Outline - Y Suffix for 48 Lead LQFP



Table 8. Package Dimensions for 48 Lead LQFP

| JEDEC Variation: BBC - HD All Dimensions in Millimeters |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Minimum | Nominal | Maximum |
| N | 48 |  |  |
| A |  |  | 1.60 |
| A1 | 0.05 | 0.10 | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b | 0.17 | 0.22 | 0.27 |
| c | 0.09 |  | 0.20 |
| D \& E | 9.00 Basic |  |  |
| D1 \& E1 | 7.00 Basic |  |  |
| D2 \& E2 | 5.50 Ref. |  |  |
| e | 0.5 Basic |  |  |
| L | 0.45 | 0.60 | 0.75 |
| $\theta$ | $0^{\circ}$ |  | $7^{\circ}$ |
| ccc |  |  | 0.08 |

Reference Document: JEDEC Publication 95, MS-026

## Ordering Information

Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 854S202AYI-01LF | ICSS202AI01L | "Lead-Free" 48 Lead LQFP | Tray | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 854S202AYI-01LFT | ICSS202AI01L | "Lead-Free" 48 Lead LQFP | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## We've Got Your Timing Solution <br> (J)IDT. www.IDT.com

6024 Silver Creek Valley Road
San Jose, California 95138

## Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

Technical Support
netcom@idt.com
+480-763-2056



 license under intellectual property rights of IDT or any third parties.
 cantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
 party owners.

Copyright 2012. All rights reserved.

