## (I)IDT

## 16-Lane 16-Port PCI Express® ${ }^{\circledR}$ Switch

## 89HPES16H16

 Data Sheet
## Device Overview

The 89 HPES 16 H 16 is a member of the IDT PRECISE ${ }^{\text {TM }}$ family of PCI Express® switching solutions. The PES16H16 is a 16-lane, 16-port peripheral chip that performs PCl Express packet switching with a feature set optimized for high-performance applications such as servers, storage, and communications/networking. It provides connectivity and switching functions between a PCl Express upstream port and up to fifteen downstream ports and supports switching between downstream ports.

## Features

- High Performance PCI Express Switch
- Sixteen maximum switch ports
- Sixteen x1 ports
- Sixteen 2.5 Gbps embedded SerDes
- Supports pre-emphasis and receive equalization on per-port basis
- Delivers 64 Gbps (8 GBps) of aggregate switching capacity
- Low-latency cut-through switch architecture
- Support for Max Payload Size up to 2048 bytes
- Supports two virtual channels and eight traffic classes
- PCI Express Base Specification Revision 1.1 compliant
- Flexible Architecture with Numerous Configuration Options
- Port arbitration schemes utilizing round robin algorithms
- Virtual channels arbitration based on priority
- Automatic polarity inversion on all lanes
- Supports locked transactions, allowing use with legacy software
- Ability to load device configuration from serial EEPROM
- Ability to control device via SMBus
- Highly Integrated Solution
- Requires no external components
- Incorporates on-chip internal memory for packet buffering and queueing
- Integrates sixteen 2.5 Gbps embedded full duplex SerDes, 8B/ 10B encoder/decoder (no separate transceivers needed)
- Reliability, Availability, and Serviceability (RAS) Features
- Redundant upstream port failover capability
- Supports optional PCI Express end-to-end CRC checking
- Internal end-to-end parity protection on all TLPs ensures data integrity even in systems that do not implement end-to-end CRC (ECRC)
- Supports optional PCI Express Advanced Error Reporting


## Block Diagram



16 PCI Express Lanes
$16 \times 1$ Ports
Figure 1 Internal Block Diagram
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

- Supports PCI Express Hot-Plug
- Compatible with Hot-Plug I/O expanders used on PC motherboards
- Supports Hot-Swap
- Power Management
- Supports PCI Power Management Interface specification, Revision 1.1 (PCI-PM)
- Supports powerdown modes at the link level (L0, LOs, L1, $\mathrm{L} 2 / \mathrm{L} 3$ Ready and L 3 ) and at the device level ( $\mathrm{D} 0, \mathrm{D} 3_{\text {hot }}$ )
- Unused SerDes disabled
- Testability and Debug Features
- Built in SerDes Pseudo-Random Bit Stream (PRBS) generator
- Ability to read and write any internal register via the SMBus
- Ability to bypass link training and force any link into any mode
- Provides statistics and performance counters
- Thirty-two General Purpose Input/Output pins
- Each pin may be individually configured as an input or output
- Each pin may be individually configured as an interrupt input
- Some pins have selectable alternate functions
- Packaged in a $23 \mathrm{~mm} \times 23 \mathrm{~mm} 484$-ball Flip Chip BGA with 1 mm ball spacing


## Product Description

Utilizing standard PCI Express interconnect, the PES16H16 provides the most efficient I/O connectivity for applications requiring high throughput, low latency, and simple board layout with a minimum number of board layers. It provides 64 Gbps of aggregated, full-duplex switching capacity through 16 integrated serial lanes, using proven and robust IDT technology. Each lane provides 2.5 Gbps of bandwidth in both directions and is fully compliant with PCI Express Base specification 1.1.

The PES16H16 is based on a flexible and efficient layered architecture. The PCI Express layer consists of SerDes, Physical, Data Link and Transaction layers. The PES16H16 can operate either as a store and forward switch or a cut-through switch and is designed to switch memory and I/O transactions. It supports eight Traffic Classes (TCs) and two Virtual Channels (VCs) with sophisticated resource management to enable efficient switching and I/O connectivity.

## SMBus Interface

The PES16H16 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES16H16, allowing every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration register values of the PES16H16 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used by an external Hot-Plug I/O expander.

Six pins make up each of the two SMBus interfaces. These pins consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus address pins. In the slave interface, these address pins allow the SMBus address to which the device responds to be configured. In the master interface, these address pins allow the SMBus address of the serial configuration EEPROM from which data is loaded to be config-
ured. The SMBus address is set up on negation of PERSTN by sampling the corresponding address pins. When the pins are sampled, the resulting address is assigned as shown in Table 1.

| Bit | Slave <br> SMBus <br> Address | Master <br> SMBus <br> Address |
| :---: | :---: | :---: |
| 1 | SSMBADDR[1] | MSMBADDR[1] |
| 2 | SSMBADDR[2] | MSMBADDR[2] |
| 3 | SSMBADDR[3] | MSMBADDR[3] |
| 4 | 0 | MSMBADDR[4] |
| 5 | SSMBADDR[5] | 1 |
| 6 | 1 | 0 |
| 7 | 1 | 1 |

Table 1 Master and Slave SMBus Address Assignment

As shown in Figure 3, the master and slave SMBuses may be used in a unified or split configuration. In the unified configuration, shown in Figure 3(a), the master and slave SMBuses are tied together and the PES16H16 acts both as a SMBus master as well as a SMBus slave on this bus. This requires that the SMBus master or processor that has access to PES16H16 registers supports SMBus arbitration. In some systems, this SMBus master interface may be implemented using general purpose I/O pins on a processor or micro controller, and may not support SMBus arbitration. To support these systems, the PES16H16 may be configured to operate in a split configuration as shown in Figure 3(b).

In the split configuration, the master and slave SMBuses operate as two independent buses and thus multi-master arbitration is never required. The PES16H16 supports reading and writing of the serial EEPROM on the master SMBus via the slave SMBus, allowing in system programming of the serial EEPROM.


Figure 3 SMBus Interface Configuration Examples

## Hot-Plug Interface

The PES16H16 supports PCI Express Hot-Plug on each downstream port (ports 1 through 15). To reduce the number of pins required on the device, the PES16H16 utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and configuration, whenever the state of a Hot-Plug output needs to be modified, the PES16H16 generates an SMBus transaction to the I/O expander with the new value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin (alternate function of GPIO) of the PES16H16. In response to an I/O expander interrupt, the PES16H16 generates an SMBus transaction to read the state of all of the Hot-Plug inputs from the I/O expander.

## General Purpose Input/Output

The PES16H16 provides 32 General Purpose I/O (GPIO) pins that may be individually configured as general purpose inputs, general purpose outputs, or alternate functions. Some GPIO pins are shared with other on-chip functions. These alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.

## Pin Description

The following tables lists the functions of the pins provided on the PES16H16. Some of the functions listed may be multiplexed onto the same pin. The active polarity of a signal is defined using a suffix. Signals ending with an " N " are defined as being active, or asserted, when at a logic zero (low) level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level. Differential signals end with a suffix " N " or " P ." The differential signal ending in " P " is the positive portion of the differential pair and the differential signal ending in " N " is the negative portion of the differential pair.

| Signal | Type | Name/Description |
| :--- | :---: | :--- |
| PEORP[0] <br> PEORN[0] | I | PCI Express Port 0 Serial Data Receive. Differential PCI Express receive pair for <br> port 0. Port 0 is the upstream port. |
| PEOTP[0] <br> PEOTN[0] | 0 | PCI Express Port 0 Serial Data Transmit. Differential PCI Express transmit pair for <br> port 0. Port 0 is the upstream port. |
| PE1RP[0] <br> PE1RN[0] | I | PCI Express Port 1 Serial Data Receive. Differential PCI Express receive pair for <br> port 1. |
| PE1TP[0] <br> PE1TN[0] | 0 | PCI Express Port 1 Serial Data Transmit. Differential PCI Express transmit pair for <br> port 1. |
| PE2RP[0] <br> PE2RN[0] | I | PCI Express Port 2 Serial Data Receive. Differential PCI Express receive pair for <br> port 2. |
| PE2TP[0] <br> PE2TN[0] | 0 | PCI Express Port 2 Serial Data Transmit. Differential PCI Express transmit pair for <br> port 2. |

Table 2 PCI Express Interface Pins (Part 1 of 3 )

| Signal | Type | Name/Description |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline \hline \text { PE3RP[0] } \\ & \text { PE3RN[0] } \end{aligned}$ | I | PCI Express Port 3 Serial Data Receive. Differential PCI Express receive pair for port 3. |
| $\begin{aligned} & \text { PE3TP[0] } \\ & \text { PE3TN[0] } \end{aligned}$ | 0 | PCI Express Port 3 Serial Data Transmit. Differential PCI Express transmit pair for port 3. |
| PE4RP[0] <br> PE4RN[0] | I | PCI Express Port 4 Serial Data Receive. Differential PCI Express receive pair for port 4. |
| PE4TP[0] <br> PE4TN[0] | 0 | PCI Express Port 4 Serial Data Transmit. Differential PCI Express transmit pair for port 4. |
| $\begin{aligned} & \text { PE5RP[0] } \\ & \text { PE5RN[0] } \end{aligned}$ | 1 | PCI Express Port 5 Serial Data Receive. Differential PCI Express receive pair for port 5 . |
| $\begin{aligned} & \hline \text { PE5TP[0] } \\ & \text { PE5TN[0] } \end{aligned}$ | 0 | PCI Express Port 5 Serial Data Transmit. Differential PCI Express transmit pair for port 5. |
| $\begin{aligned} & \hline \text { PE6RP[0] } \\ & \text { PE6RN[0] } \end{aligned}$ | I | PCI Express Port 6 Serial Data Receive. Differential PCI Express receive pair for port 6. |
| $\begin{aligned} & \hline \text { PE6TP[0] } \\ & \text { PE6TN[0] } \end{aligned}$ | 0 | PCI Express Port 6 Serial Data Transmit. Differential PCI Express transmit pair for port 6. |
| $\begin{aligned} & \text { PE7RP[0] } \\ & \text { PE7RN[0] } \end{aligned}$ | I | PCI Express Port 7 Serial Data Receive. Differential PCI Express receive pair for port 7. |
| $\begin{aligned} & \hline \text { PE7TP[0] } \\ & \text { PE7TN[0] } \end{aligned}$ | 0 | PCI Express Port 7 Serial Data Transmit. Differential PCI Express transmit pair for port 7. |
| $\begin{aligned} & \hline \text { PE8RP[0] } \\ & \text { PE8RN[0] } \end{aligned}$ | I | PCI Express Port 8 Serial Data Receive. Differential PCI Express receive pair for port 8. |
| $\begin{aligned} & \hline \text { PE8TP[0] } \\ & \text { PE8TN[0] } \end{aligned}$ | 0 | PCI Express Port 8 Serial Data Transmit. Differential PCI Express transmit pair for port 8. |
| $\begin{aligned} & \text { PE9RP[0] } \\ & \text { PE9RN[0] } \end{aligned}$ | 1 | PCI Express Port 9 Serial Data Receive. Differential PCI Express receive pair for port 9. |
| $\begin{aligned} & \text { PE9TP[[0] } \\ & \text { PE9TN[0] } \end{aligned}$ | 0 | PCI Express Port 9 Serial Data Transmit. Differential PCI Express transmit pair for port 9. |
| $\begin{aligned} & \hline \text { PE10RP[0] } \\ & \text { PE10RN[0] } \end{aligned}$ | I | PCI Express Port 10 Serial Data Receive. Differential PCI Express receive pair for port 10. |
| $\begin{aligned} & \hline \text { PE10TP[0] } \\ & \text { PE10TN[0] } \end{aligned}$ | 0 | PCI Express Port 10 Serial Data Transmit. Differential PCI Express transmit pair for port 10. |
| $\begin{aligned} & \text { PE11RP[0] } \\ & \text { PE11RN[0] } \end{aligned}$ | I | PCI Express Port 11 Serial Data Receive. Differential PCI Express receive pair for port 11. |
| $\begin{aligned} & \hline \text { PE11TP[0] } \\ & \text { PE11TN[0] } \end{aligned}$ | 0 | PCI Express Port 11 Serial Data Transmit. Differential PCI Express transmit pair for port 11. |
| PE12RP[0] PE12RN[0] | I | PCI Express Port 12 Serial Data Receive. Differential PCI Express receive pair for port 12. |
| $\begin{aligned} & \hline \text { PE12TP[0] } \\ & \text { PE12TN[0] } \end{aligned}$ | 0 | PCI Express Port 12 Serial Data Transmit. Differential PCI Express transmit pair for port 12. |
| $\begin{aligned} & \text { PE13RP[0] } \\ & \text { PE13RN[0] } \end{aligned}$ | I | PCI Express Port 13 Serial Data Receive. Differential PCI Express receive pair for port 13. |
| $\begin{aligned} & \hline \text { PE13TP[0] } \\ & \text { PE13TN[0] } \end{aligned}$ | 0 | PCI Express Port 13 Serial Data Transmit. Differential PCI Express transmit pair for port 13. W |

Table 2 PCI Express Interface Pins (Part 2 of 3)

IDT 89HPES16H16 Data Sheet

| Signal | Type | Name/Description |
| :---: | :---: | :--- |
| PE14RP[0] <br> PE14RN[0] | I | PCI Express Port 14 Serial Data Receive. Differential PCI Express receive pair for <br> port 14. |
| PE14TP[0] <br> PE14TN[0] | O | PCI Express Port 14 Serial Data Transmit. Differential PCI Express transmit pair for <br> port 14. |
| PE15RP[0] <br> PE15RN[0] | I | PCI Express Port 15 Serial Data Receive. Differential PCI Express receive pair for <br> port 15. |
| PE15TP[0] <br> PE15TN[0] | O | PCI Express Port 15 Serial Data Transmit. Differential PCI Express transmit pair for <br> port 15. |
| REFCLKM | I | PCI Express Reference Clock Mode Select. This signal selects the frequency of the <br> reference clock input. <br>  <br> Rx0 - 100 MHz <br> 0x1 - 125 MHz |
| PEREFCLKP[3:0] <br> PEREFCLKN[3:0] | I | PCI Express Reference Clock. Differential reference clock pair input. This clock is <br> used as the reference clock by on-chip PLLs to generate the clocks required for the <br> system logic and on-chip SerDes. The frequency of the differential reference clock is <br> determined by the REFCLKM signal. |

Table 2 PCI Express Interface Pins (Part 3 of 3 )

| Signal | Type | Name/De scription |
| :---: | :---: | :--- |
| MSMBADDR[4:1] | I | Master SMBus Address. These pins determine the SMBus address of the serial <br> EEPROM from which configuration information is loaded. |
| MSMBCLK | I/O | Master SMBus Clock. This bidirectional signal is used to synchronize transfers on the <br> master SMBus. It is active and generating the clock only when the EEPROM or I/O <br> Expanders are being accessed. |
| MSMBDAT | I/O | Master SMBus Data. This bidirectional signal is used for data on the master SMBus. |
| SSMBADDR[5,3:1] | I | Slave SMBus Address. These pins determine the SMBus address to which the slave <br> SMBus interface responds. |
| SSMBCLK | I/O | Slave SMBus Clock. This bidirectional signal is used to synchronize transfers on the <br> slave SMBus. |
| SSMBDAT | I/O | Slave SMBus Data. This bidirectional signal is used for data on the slave SMBus. |

Table 3 SMBus Interface Pins

| Signal | Type | Name/Description |
| :---: | :---: | :---: |
| GPIO[0] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. |
| GPIO[1] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. |
| GPIO[2] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose $I / O$ pin. |
| GPIO[3] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. |

Table 4 General Purpose I/O Pins (Part 1 of 4)

IDT 89HPES16H16 Data Sheet

| Signal | Type | $\quad$ Nam e/Desc ription |
| :---: | :---: | :--- |
| GPIO[4] | I/O | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. |
| GPIO[5] | I/O | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. <br> Alternate function pin name: GPEN <br> Alternate function pin type: Output <br> Alternate function: General Purpose Event (GPE) output |
| GPIO[6] | I/O | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. <br> Alternate function pin name: P1RSTN <br> Alternate function pin type: Output |
| Alternate function: Reset output for downstream port 1 |  |  |

Table 4 General Purpose I/O Pins (Part 2 of 4)

IDT 89HPES16H16 Data Sheet

| Signal | Type | Name/Description |
| :---: | :---: | :---: |
| GPIO[14] | I/O | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. <br> Alternate function pin name: P9RSTN <br> Alternate function pin type: Output <br> Alternate function: Reset output for downstream port 9 |
| GPIO[15] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. <br> Alternate function pin name: P10RSTN <br> Alternate function pin type: Output <br> Alternate function: Reset output for downstream port 10 |
| GPIO[16] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: P11RSTN <br> Alternate function pin type: Output <br> Alternate function: Reset output for downstream port 11 |
| GPIO[17] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: P12RSTN <br> Alternate function pin type: Output <br> Alternate function: Reset output for downstream port 12 |
| GPIO[18] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. <br> Alternate function pin name: P13RSTN <br> Alternate function pin type: Output <br> Alternate function: Reset output for downstream port 13 |
| GPIO[19] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: P14RSTN <br> Alternate function pin type: Output <br> Alternate function: Reset output for downstream port 14 |
| GPIO[20] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. <br> Alternate function pin name: P15RSTN <br> Alternate function pin type: Output <br> Alternate function: Reset output for downstream port 15 |
| GPIO[21] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN0 <br> Alternate function pin type: Input <br> Alternate function: SMBus I/O expander interrupt 0 |
| GPIO[22] ${ }^{1}$ | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN1 <br> Alternate function pin type: Input Alternate function: SMBus I/O expander interrupt 1 |
| GPIO[23] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN2 <br> Alternate function pin type: Input <br> Alternate function: SMBus I/O expander interrupt 2 |

Table 4 General Purpose I/O Pins (Part 3 of 4)

IDT 89HPES16H16 Data Sheet

| Signal | Type | Name/Description |
| :---: | :---: | :---: |
| GPIO[24] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN3 <br> Alternate function pin type: Input <br> Alternate function: SMBus I/O expander interrupt 3 |
| GPIO[25] ${ }^{1}$ | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN4 <br> Alternate function pin type: Input <br> Alternate function: SMBus I/O expander interrupt 4 |
| GPIO[26] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN5 <br> Alternate function pin type: Input Alternate function: SMBus I/O expander interrupt 5 |
| GPIO[27] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN6 <br> Alternate function pin type: Input <br> Alternate function: SMBus I/O expander interrupt 6 |
| GPIO[28] | I/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN7 <br> Alternate function pin type: Input Alternate function: SMBus I/O expander interrupt 7 |
| GPIO[29] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. |
| GPIO[30] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. |
| GPIO[31] | 1/0 | General Purpose I/O. <br> This pin can be configured as a general purpose I/O pin. Alternate function pin name: IOEXPINTN10 Alternate function pin type: Input Alternate function: SMBus I/O expander interrupt 10 |

Table 4 General Purpose I/O Pins (Part 4 of 4)

1. GPIO pins 22 and 25 are not available in the $23 \times 23 \mathrm{~mm}$ package.

| Signal | Type | Name/De scription |
| :---: | :---: | :--- |
| CCLKDS | I | Common Clock Downstream. When the CCLKDS pin is asserted, it indicates that a <br> common clock is being used between the downstream device and the downstream <br> port. |
| CCLKUS | I | Common Clock Upstream. When the CCLKUS pin is asserted, it indicates that a <br> common clock is being used between the upstream device and the upstream port. |
| MSMBSMODE | I | Master SMBus Slow Mode. The assertion of this pin indicates that the master SMBus <br> should operate at 100 KHz instead of 400 KHz. This value may not be overridden. |

Table 5 System Pins (Part 1 of 2)

| Signal | Type | Name/Description |
| :---: | :---: | :---: |
| PERSTN | 1 | Fundamental Reset. Assertion of this signal resets all logic inside the PES16H16 and initiates a PCI Express fundamental reset. |
| RSTHALT | 1 | Reset Halt. When this signal is asserted during a PCI Express fundamental reset, the PES16H16 executes the reset procedure and remains in a reset state with the Master and Slave SMBuses active. This allows software to read and write registers internal to the device before normal device operation begins. The device exits the reset state when the RSTHALT bit is cleared in the PA_SWCTL register by an SMBus master. |
| SWMODE[3:0] | 1 | Switch Mode. These configuration pins determine the PES16H16 switch operating mode. These pins should be static and not change following the negation of PERSTN. <br> 0x0- Normal switch mode <br> $0 \times 1$ - Normal switch mode with Serial EEPROM initialization <br> 0x2 through 0x7 - Reserved <br> $0 \times 8$ - Normal switch mode with upstream port failover (port 0 selected as the upstream port) <br> $0 \times 9$ - Normal switch mode with upstream port failover (port 2 selected as the upstream port) <br> OxA - Normal switch mode with Serial EEPROM initialization and upstream port failover (port 0 selected as the upstream port) <br> 0xB - Normal switch mode with Serial EEPROM initialization and upstream port failover (port 2 selected as the upstream port) <br> OxC through 0xF - Reserved |

Table 5 System Pins (Part 2 of 2)

| Signal | Type | Name/Description |
| :---: | :---: | :--- |
| JTAG_TCK | I | JTAG Clock. This is an input test clock used to clock the shifting of data into or out of <br> the boundary scan logic or JTAG Controller. JTAG_TCK is independent of the system <br> clock with a nominal 50\% duty cycle. |
| JTAG_TDI | I | JTAG Data Input. This is the serial data input to the boundary scan logic or JTAG <br> Controller. |
| JTAG_TDO | O | JTAG Data Output. This is the serial data shifted out from the boundary scan logic or <br> JTAG Controller. When no data is being shifted out, this signal is tri-stated. |
| JTAG_TMS | I | JTAG Mode. The value on this signal controls the test mode select of the boundary <br> scan logic or JTAG Controller. |
| JTAG_TRST_N | I | JTAG Reset. This active low signal asynchronously resets the boundary scan logic <br> and JTAG TAP Controller. An external pull-up on the board is recommended to meet <br> the JTAG specification in cases where the tester can access this signal. However, for <br> systems running in functional mode, one of the following should occur: <br> 1) actively drive this signal low with control logic <br> 2) statically drive this signal low with an external pull-down on the board |

Table 6 Test Pins

| Signal | Type | Name/Description |
| :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{DD}} \mathrm{CORE}$ | I | Core VDD. Power supply for core logic. |
| $\mathrm{V}_{\mathrm{DD}} / / O$ | I | I/O VDD. LVTTL I/O buffer power supply. |
| $\mathrm{V}_{\mathrm{DD}} \mathrm{PE}$ | I | PCI Express Digital Power. PCI Express digital power used by the digital power of <br> the SerDes. |

Table 7 Power and Ground Pins

IDT 89HPES16H16 Data Sheet

| Signal | Type | Name/De scription |
| :---: | :---: | :--- |
| $V_{\text {DD }}$ PEA | I | PCI Express Analog Power. PCI Express analog power used by the PLL and bias <br> generator. |
| $V_{S S}$ | I | Ground. |
| $V_{T T P E}$ |  | PCI Express Serial Data Transmit Termination Voltage. This pin allows the driver <br> termination voltage to be set, enabling the system designer to control the Common <br> Mode Voltage and output voltage swing of the corresponding PCI Serial Data Transmit <br> differential pair. |

Table 7 Power and Ground Pins

## IDT 89HPES16H16 Data Sheet

## Pin Characteristics

Note: Some input pads of the PES16H16 do not contain internal pull-ups or pull-downs. Unused inputs should be tied off to appropriate levels. This is especially critical for unused control signal inputs which, if left floating, could adversely affect operation. Also, any input pin left floating can cause a slight increase in power consumption.

| Function | Pin Name | Type | Buffer | $\begin{aligned} & \text { I/O } \\ & \text { Type } \end{aligned}$ | Internal Resistor | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCI Express Interface | PE0RN[0] | I | CML | Serial Link |  |  |
|  | PE0RP[0] | I |  |  |  |  |
|  | PEOTN[0] | 0 |  |  |  |  |
|  | PE0TP[0] | 0 |  |  |  |  |
|  | PE1RN[0] | I |  |  |  |  |
|  | PE1RP[0] | I |  |  |  |  |
|  | PE1TN[0] | 0 |  |  |  |  |
|  | PE1TP[0] | 0 |  |  |  |  |
|  | PE2RN[0] | I |  |  |  |  |
|  | PE2RP[0] | 1 |  |  |  |  |
|  | PE2TN[0] | 0 |  |  |  |  |
|  | PE2TP[0] | 0 |  |  |  |  |
|  | PE3RN[0] | 1 |  |  |  |  |
|  | PE3RP[0] | 1 |  |  |  |  |
|  | PE3TN[0] | 0 |  |  |  |  |
|  | PE3TP[0] | 0 |  |  |  |  |
|  | PE4RN[0] | 1 |  |  |  |  |
|  | PE4RP[0] | 1 |  |  |  |  |
|  | PE4TN[0] | 0 |  |  |  |  |
|  | PE4TP[0] | 0 |  |  |  |  |
|  | PE5RN[0] | 1 |  |  |  |  |
|  | PE5RP[0] | I |  |  |  |  |
|  | PE5TN[0] | 0 |  |  |  |  |
|  | PE5TP[0] | 0 |  |  |  |  |
|  | PE6RN[0] | I |  |  |  |  |
|  | PE6RP[0] | 1 |  |  |  |  |
|  | PE6TN[0] | 0 |  |  |  |  |
|  | PE6TP[0] | 0 |  |  |  |  |
|  | PE7RN[0] | 1 |  |  |  |  |
|  | PE7RP[0] | 1 |  |  |  |  |
|  | PE7TN[0] | 0 |  |  |  |  |
|  | PE7TP[0] | 0 |  |  |  |  |
|  | PE8RN[0] | I |  |  |  |  |

Table 8 Pin Characteristics (Part 1 of 3)

IDT 89HPES16H16 Data Sheet

| Function | Pin Name | Type | Buffer | $\begin{aligned} & \text { I/O } \\ & \text { Type } \end{aligned}$ | Internal Resistor | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCI Express Interface (cont.) | PE8RP[0] | 1 | CML | Serial Link |  |  |
|  | PE8TN[0] | 0 |  |  |  |  |
|  | PE8TP[0] | 0 |  |  |  |  |
|  | PE9RN[0] | I |  |  |  |  |
|  | PE9RP[0] | 1 |  |  |  |  |
|  | PE9TN[0] | 0 |  |  |  |  |
|  | PE9TP[0] | 0 |  |  |  |  |
|  | PE10RN[0] | I |  |  |  |  |
|  | PE10RP[0] | 1 |  |  |  |  |
|  | PE10TN[0] | 0 |  |  |  |  |
|  | PE10TP[0] | 0 |  |  |  |  |
|  | PE11RN[0] | 1 |  |  |  |  |
|  | PE11RP[0] | 1 |  |  |  |  |
|  | PE11TN[0] | 0 |  |  |  |  |
|  | PE11TP[0] | 0 |  |  |  |  |
|  | PE12RN[0] | 1 |  |  |  |  |
|  | PE12RP[0] | । |  |  |  |  |
|  | PE12TN[0] | 0 |  |  |  |  |
|  | PE12TP[0] | 0 |  |  |  |  |
|  | PE13RN[0] | I |  |  |  |  |
|  | PE13RP[0] | 1 |  |  |  |  |
|  | PE13TN[0] | 0 |  |  |  |  |
|  | PE13TP[0] | 0 |  |  |  |  |
|  | PE14RN[0] | I |  |  |  |  |
|  | PE14RP[0] | 1 |  |  |  |  |
|  | PE14TN[0] | 0 |  |  |  |  |
|  | PE14TP[0] | 0 |  |  |  |  |
|  | PE15RN[0] | 1 |  |  |  |  |
|  | PE15RP[0] | 1 |  |  |  |  |
|  | PE15TN[0] | 0 |  |  |  |  |
|  | PE15TP[0] | 0 |  |  |  |  |
|  | PEREFCLKN[3:0] | 1 | LVPECL/ CML | Diff. Clock Input |  | Refer to Table 9 |
|  | PEREFCLKP[3:0] | I |  |  |  |  |
|  | REFCLKM | 1 | LVTTL | Input | pull-down |  |

Table 8 Pin Characteristics (Part 2 of 3 )

IDT 89HPES16H16 Data Sheet

| Function | Pin Name | Type | Buffer | $\begin{aligned} & \text { I/O } \\ & \text { Type } \end{aligned}$ | Internal <br> Resistor | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMBus | MSMBADDR[4:1] | I | LVTTL |  | pull-up |  |
|  | MSMBCLK | 1/0 |  | STI ${ }^{1}$ |  |  |
|  | MSMBDAT | 1/0 |  | STI |  |  |
|  | SSMBADDR[5,3:1] | 1 |  |  | pull-up |  |
|  | SSMBCLK | 1/0 |  | STI |  |  |
|  | SSMBDAT | 1/0 |  | STI |  |  |
| General Purpose I/O | GPIO[31:0] | 1/0 | LVTTL |  | pull-up |  |
| System Pins | CCLKDS | I | LVTTL | Input | pull-up |  |
|  | CCLKUS | I |  |  | pull-up |  |
|  | MSMBSMODE | 1 |  |  | pull-down |  |
|  | PERSTN | I |  |  |  |  |
|  | RSTHALT | I |  |  | pull-down |  |
|  | SWMODE[3:0] | I |  |  | pull-down |  |
| EJTAG / JTAG | JTAG_TCK | I | LVTTL | STI | pull-up |  |
|  | JTAG_TDI | 1 |  | STI | pull-up |  |
|  | JTAG_TDO | 0 |  |  |  |  |
|  | JTAG_TMS | 1 |  | STI | pull-up |  |
|  | JTAG_TRST_N | 1 |  | STI | pull-up | External pull-down |

Table 8 Pin Characteristics (Part 3 of 3 )

1. Schmitt Trigger Input (STI).

IDT 89HPES16H16 Data Sheet

## Logic Diagram - PES16H16



Figure 4 PES16H16 Logic Diagram

Note: GPIO pins 22 and 25 are not available in the $23 \times 23 \mathrm{~mm}$ package.

IDT 89HPES16H16 Data Sheet

## System Clock Parameters

Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 15.

| Parameter | Description | Min | Typical | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PEREFCLK |  |  |  |  |  |
| Reflık ${ }_{\text {FREQ }}$ | Input reference clock frequency range | 100 |  | $125^{1}$ | MHz |
| Refclk ${ }_{\text {DC }}{ }^{2}$ | Duty cycle of input clock | 40 | 50 | 60 | \% |
| $\mathrm{T}_{\mathrm{R}}, \mathrm{T}_{\mathrm{F}}$ | Rise/Fall time of input clocks |  |  | 0.2*RCUI | RCUI ${ }^{3}$ |
| $\mathrm{V}_{\text {SW }}$ | Differential input voltage swing ${ }^{4}$ | 0.6 |  | 1.6 | V |
| $\mathrm{T}_{\text {jitter }}$ | Input clock jitter (cycle-to-cycle) |  |  | 125 | ps |
| $\mathrm{R}_{\mathrm{T}}$ | Termination Resistor |  | 110 |  | Ohms |

Table 9 Input Clock Requirements

1. The input clock frequency will be either 100 or 125 MHz depending on signal REFCLKM
${ }^{2}$. ClkIn must be AC coupled. Use $0.01-0.1 \mu \mathrm{~F}$ ceramic capacitors.
2. RCUI (Reference Clock Unit Interval) refers to the reference clock period.
3. AC coupling required.

## AC Timing Characteristics

| Parameter | Description | Min ${ }^{1}$ | Typical ${ }^{1}$ | Max ${ }^{1}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PCle Transmit |  |  |  |  |  |
| UI | Unit Interval | 399.88 | 400 | 400.12 | ps |
| $\mathrm{T}_{\text {TX-EYE }}$ | Minimum Tx Eye Width | 0.7 | . 9 |  | UI |
| TTX-EYE-MEDIAN-to-MAX-JITTER | Maximum time between the jitter median and maximum deviation from the median |  |  | 0.15 | UI |
| $\mathrm{T}_{\text {TX-RISE }}, \mathrm{T}_{\text {TX-FALL }}$ | D+ / D- Tx output rise/fall time | 50 | 90 |  | ps |
| $\mathrm{T}_{\text {TX- IDLE-MIN }}$ | Minimum time in idle | 50 |  |  | UI |
| TTX-IDLE-SET-TOIDLE | Maximum time to transition to a valid Idle after sending an Idle ordered set |  |  | 20 | UI |
| TXXIDLE-TO-DIFFDATA | Maximum time to transition from valid idle to diff data |  |  | 20 | UI |
| T TX-SKEW | Transmitter data skew between any 2 lanes |  | 500 | 1300 | ps |
| PCle Receive |  |  |  |  |  |
| UI | Unit Interval | 399.88 | 400 | 400.12 | ps |
| $\mathrm{T}_{\text {RX-EYE (with jiter) }}$ | Minimum Receiver Eye Width (jitter tolerance) | 0.4 |  |  | UI |
| TRX-EYE-MEDIUM TO MAX JITTER | Max time between jitter median \& max deviation |  |  | 0.3 | UI |
| TRX-IDLE-DET-DIFFENTER TIME | Unexpected Idle Enter Detect Threshold Integration Time |  |  | 10 | ms |
| TRX-SKEW | Lane to lane input skew |  |  | 20 | ns |

Table 10 PCle AC Timing Characteristics
${ }^{1}$. Minimum, Typical, and Maximum values meet the requirements under PCI Specification 1.1

| Signal | Symbol | Reference <br> Edge | Min | Max | Unit | Timing <br> Diagram <br> Reference |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| GPIO |  |  |  |  |  |  |
| GPIO[31:0] $]^{1}$ | Tpw_13b $^{2}$ | None | 50 | - | ns | See Figure 5. |

Table 11 GPIO AC Timing Characteristics

1. GPIO signals must meet the setup and hold times if they are synchronous or the minimum pulse width if they are asynchronous.
2. The values for this symbol were determined by calculation, not by testing.


Figure 5 GPIO AC Timing Waveform

| Signal | Symbol | Reference Edge | Min | Max | Unit | Timing Diagram Referenc e |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JTAG |  |  |  |  |  |  |
| JTAG_TCK | Tper_16a | none | 50.0 | - | ns | See Figure 6. |
|  | Thigh_16a, Tlow_16a |  | 10.0 | 25.0 | ns |  |
| $\mathrm{JTAG}_{-} \mathrm{TMS}^{1} \text {, }$JTAG_TDI | Tsu_16b | JTAG_TCK rising | 2.4 | - | ns |  |
|  | Thld_16b |  | 1.0 | - | ns |  |
| JTAG_TDO | Tdo_16c | JTAG_TCK falling | - | 20 | ns |  |
|  | Tdz_16c ${ }^{2}$ |  | - | 20 | ns |  |
| JTAG_TRST_N | Tpw_16d² | none | 25.0 | - | ns |  |

Table 12 JTAG AC Timing Characteristics

1. The JTAG specification, IEEE 1149.1, recommends that JTAG_TMS should be held at 1 while the signal applied at JTAG_TRST_N changes from 0 to 1 . Otherwise, a race may occur if JTAG_TRST_N is deasserted (going from low to high) on a rising edge of JTAG_TCK when JTAG_TMS is low, because the TAP controller might go to either the Run-Test//dle state or stay in the Test-Logic-Reset state.
2. The values for this symbol were determined by calculation, not by testing.


Figure 6 JTAG AC Timing Waveform

## Recommended Operating Supply Voltages

| Symbol | Parameter | Minimum | Typical | Maximum | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{D D}$ CORE | Internal logic supply | 0.9 | 1.0 | 1.1 | V |
| $\mathrm{~V}_{D D} / / O$ | $\mathrm{I} / \mathrm{O}$ supply except for SerDes LVPECL/CML | 3.0 | 3.3 | 3.6 | V |
| $\mathrm{~V}_{\mathrm{DD}} \mathrm{PE}$ | PCl Express Digital Power | 0.9 | 1.0 | 1.1 | V |
| $\mathrm{~V}_{\mathrm{DD}} \mathrm{PEA}$ | PCI Express Analog Power | 0.9 | 1.0 | 1.1 | V |
| $\mathrm{~V}_{T T} \mathrm{PE}$ | PCI Express Serial Data Transmit <br> Termination Voltage | 1.425 | 1.5 | 1.575 | V |
| $\mathrm{~V}_{S S}$ | Common ground | 0 | 0 | 0 | V |

Table 13 PES16H16 Operating Voltages

## Absolute Maximum Voltage Rating

| $\mathbf{V}_{\text {DD }}$ Core | $\mathbf{V}_{\text {DD }} \mathbf{P E}$ | $\mathbf{V}_{\text {DD }} A P E$ | $\mathbf{V}_{\mathbf{T T}} \mathbf{P E}$ | $\mathbf{V}_{\text {DD }} \mathbf{I / O}$ |
| :---: | :---: | :---: | :---: | :---: |
| 1.5 V | 1.5 V | 1.5 V | 2.5 V | 5.0 V |

Table 14 PES16H16 Absolute Maximum Voltage Rating
Warning: For proper and reliable operation in adherence with this data sheet, the device should not exceed the recommended operating voltages in Table 13. The absolute maximum operating voltages in Table 14 are offered to provide guidelines for voltage excursions outside the recommended voltage ranges. Device functionality is not guaranteed at these conditions and sustained operation at these values or any exposure to voltages outside the maximum range may adversely affect device functionality and reliability.

## IDT 89HPES16H16 Data Sheet

## Power-Up Sequence

This section describes the sequence in which various voltages must be applied to the part during power-up to ensure proper functionality. For the PES16H16, the power-up sequence must be as follows:

1. $\mathrm{V}_{\mathrm{DD}} \mathrm{I} / \mathrm{O}-3.3 \mathrm{~V}$
2. $\mathrm{V}_{\mathrm{DD}}$ Core, $\mathrm{V}_{\mathrm{DD}} \mathrm{PE}, \mathrm{V}_{\mathrm{DD}} \mathrm{PEA}-1.0 \mathrm{~V}$
3. $V_{T T} P E-1.5 \mathrm{~V}$

When powering up, each voltage level must ramp and stabilize prior to applying the next voltage in the sequence to ensure internal latch-up issues are avoided. There are no maximum time limitations in ramping to valid power levels. The power-down sequence must be in the reverse order of the power-up sequence.

## Recommended Operating Temperature

| Grade | Temperature |
| :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Ambient |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Ambient |

Table 15 PES16H16 Operating Temperatures

## Power Consumption

Typical power is measured under the following conditions: $25^{\circ} \mathrm{C}$ Ambient, $35 \%$ total link usage on all ports, typical voltages defined in Table 13 (and also listed below).

Maximum power is measured under the following conditions: $70^{\circ} \mathrm{C}$ Ambient, $85 \%$ total link usage on all ports, maximum voltages defined in Table 13 (and also listed below).

| Number of active Lanes per Port |  | Core Supply |  | PCle Digital Supply |  | PCle Analog Supply |  | PCIe Termination Supply |  | I/O Supply |  | Total |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Typ } \\ & 1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \operatorname{Max} \\ & 1.1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Typ } \\ & 1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Max } \\ & 1.1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Typ } \\ & 1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Max } \\ & 1.1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \text { Typ } \\ & 1.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \operatorname{Max} \\ 1.575 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { Typ } \\ & 3.3 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \operatorname{Max}_{3.6 \mathrm{~V}} \end{aligned}$ | Typ Power | Max Power |
| Sixteen x1 | mA | 2320 | 2880 | 723 | 867.5 | 1157 | 1500 | 370.5 | 500 | 5 | 5 |  |  |
|  | Watts | 2.32 | 3.17 | 0.72 | 0.95 | 1.16 | 1.65 | 0.56 | 0.79 | 0.017 | 0.018 | 4.77 | 6.58 |

Table 16 PES16H16 Power Consumption

## IDT 89HPES16H16 Data Sheet

## Thermal Considerations

This section describes thermal considerations for the PES16H16 ( $23 \mathrm{~mm}^{2}$ FCBGA484 package). The data in Table 17 below contains information that is relevant to the thermal performance of the PES16H16 switch.

| Sym bol | Parameter | Value | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{J}(\max )}$ | Junction Temperature | 125 | ${ }^{\circ} \mathrm{C}$ | Maximum |
| $\mathrm{T}_{\mathrm{A}(\max )}$ | Ambient Temperature | 70 | ${ }^{\circ} \mathrm{C}$ | Maximum for commercial-rated products |
| $\theta_{\mathrm{JA}(\text { effective) }}$ | Effective Thermal Resistance, Junction-to-Ambient |  | 7.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | 6.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Zero air flow |
|  |  |  | $13.4 \mathrm{~m} / \mathrm{S}$ air flow |  |
| $\theta_{\mathrm{JB}}$ | Thermal Resistance, Junction-to-Board | 2.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| $\theta_{\mathrm{JC}}$ | Thermal Resistance, Junction-to-Case | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| P | Power Dissipation of the Device | 6.58 | ${ }^{\circ}$ Watts |  |

Table 17 Thermal Specifications for PES16H16, 23x23mm FCBGA484 Package
Note: The parameter $\theta_{\mathrm{JA}(\text { eff })}$ is not the absolute thermal resistance for the package as defined by JEDEC (JESD-51). Because resistance can vary with the number of board layers, size of the board, and airflow, $\theta_{\mathrm{JA}(\text { eff }}$ is the effective thermal resistance. The values for effective $\theta_{\mathrm{JA}}$ given above are based on a 10-layer, standard height, full length (4.3"x12.2") PCle add-in card.

IDT 89HPES16H16 Data Sheet

## DC Electrical Characteristics

Values based on systems running at recommended supply voltages, as shown in Table 13.
Note: See Table 8, Pin Characteristics, for a complete I/O listing.

| I/O Type | Parameter | Description | Min ${ }^{1}$ | Typ ${ }^{1}$ | Max ${ }^{1}$ | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Link | PCle Transmit |  |  |  |  |  |  |
|  | $\mathrm{V}_{\text {TX-DIFFp-p }}$ | Differential peak-to-peak output voltage | 800 |  | 1200 | mV |  |
|  | $\mathrm{V}_{\text {TX-DE-RATIO }}$ | De-emphasized differential output voltage | -3 |  | -4 | dB |  |
|  | $\mathrm{V}_{\text {TX-DC-CM }}$ | DC Common mode voltage | -0.1 | 1 | 3.7 | V |  |
|  | $\mathrm{V}_{\text {TX-CM-ACP }}$ | RMS AC peak common mode output voltage |  |  | 20 | mV |  |
|  | $\mathrm{V}_{\text {TX-CM-DC }}$ <br> active-idle-delta | Abs delta of DC common mode voltage between LO and idle |  |  | 100 | mV |  |
|  | $V_{T X-C M-D C-l i n e-~}$ detta | Abs delta of DC common mode voltage between D+ and D- |  |  | 25 | mV |  |
|  | $\mathrm{V}_{\text {TX-Idle-DiffP }}$ | Electrical idle diff peak output |  |  | 20 | mV |  |
|  | $\mathrm{V}_{\text {TX-RCV-Detect }}$ | Voltage change during receiver detection |  |  | 600 | mV |  |
|  | RL TX-DIFF | Transmitter Differential Return loss | 12 |  |  | dB |  |
|  | $\mathrm{RL}_{\text {TX-CM }}$ | Transmitter Common Mode Return loss | 6 |  |  | dB |  |
|  | $\mathrm{Z}_{\text {TX-DEFF-DC }}$ | DC Differential TX impedance | 80 | 100 | 120 | $\Omega$ |  |
|  | $\mathrm{Z}_{\text {OSE }}$ | Single ended TX Impedance | 40 | 50 | 60 | $\Omega$ |  |
|  | Transmitter Eye Diagram | TX Eye Height (De-emphasized bits) | 505 | 650 |  | mV |  |
|  | Transmitter Eye Diagram | TX Eye Height (Transition bits) | 800 | 950 |  | mV |  |
|  | PCle Receive |  |  |  |  |  |  |
|  | $\mathrm{V}_{\text {RX-DIFFp-p }}$ | Differential input voltage (peak-to-peak) | 175 |  | 1200 | mV |  |
|  | $\mathrm{V}_{\mathrm{RX} \text {-CM-AC }}$ | Receiver common-mode voltage for AC coupling |  |  | 150 | mV |  |
|  | RL $\mathrm{RXX}_{\text {- DIFF }}$ | Receiver Differential Return Loss | 15 |  |  | dB |  |
|  | $\mathrm{RL}_{\mathrm{RX} \text {-CM }}$ | Receiver Common Mode Return Loss | 6 |  |  | dB |  |
|  | $\mathrm{Z}_{\text {RX-DIFF-DC }}$ | Differential input impedance (DC) | 80 | 100 | 120 | $\Omega$ |  |
|  | $\mathrm{Z}_{\text {RX-COMM-DC }}$ | Single-ended input impedance | 40 | 50 | 60 | $\Omega$ |  |
|  | $\begin{gathered} \mathrm{Z}_{\mathrm{RX} \text {-COMM-HIGH- }} \mathrm{Z} \text {-DC } \end{gathered}$ | Powered down input common mode impedance (DC) | 200k | 350k |  | $\Omega$ |  |
|  | $V_{\text {RX-IDLE-DET- }}$ DIFFp-p | Electrical idle detect threshold | 65 |  | 175 | mV |  |
| PCle REFCLK |  |  |  |  |  |  |  |
|  | $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 1.5 | - |  | pF |  |

Table 18 DC Electrical Characteristics (Part 1 of 2)

IDT 89HPES16H16 Data Sheet

| I/O Type | Parameter | Description | Min ${ }^{1}$ | Typ ${ }^{1}$ | Max ${ }^{1}$ | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Other I/Os |  |  |  |  |  |  |  |
| LOW Drive Output | $\mathrm{I}_{\mathrm{OL}}$ |  | - | 2.5 | - | mA | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{v}$ |
|  | $\mathrm{I}_{\mathrm{OH}}$ |  | - | -5.5 | - | mA | $\mathrm{V}_{\mathrm{OH}}=1.5 \mathrm{~V}$ |
| High Drive Output | $\mathrm{I}_{\mathrm{OL}}$ |  | - | 12.0 | - | mA | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{v}$ |
|  | $\mathrm{IOH}^{\text {O }}$ |  | - | -20.0 | - | mA | $\mathrm{V}_{\mathrm{OH}}=1.5 \mathrm{~V}$ |
| Schmitt Trigger Input (STI) | $\mathrm{V}_{\text {IL }}$ |  | -0.3 | - | 0.8 | V | - |
|  | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | - | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}} \mathrm{I} / 0 \\ +0.5 \end{gathered}$ | V | - |
| Input | $\mathrm{V}_{\text {IL }}$ |  | -0.3 | - | 0.8 | V | - |
|  | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 | - | $\begin{gathered} \hline \mathrm{V}_{\mathrm{DD}} / \mathrm{O} \\ +0.5 \end{gathered}$ | V | - |
| Capacitance | $\mathrm{C}_{\text {IN }}$ |  | - | - | 8.5 | pF | - |
| Leakage | Inputs |  | - | - | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{I} / \mathrm{O}(\mathrm{max})$ |
|  | I/O $\mathrm{O}_{\text {LEAK }}$ w/o Pull-ups/downs |  | - | - | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}} / \mathrm{O}(\mathrm{max})$ |
|  | $1 / 0_{\text {LEAK WITH }}$ Pull-ups/downs |  | - | - | $\pm 80$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{I} / \mathrm{O}(\mathrm{max})$ |

Table 18 DC Electrical Characteristics (Part 2 of 2)
${ }^{1}$. Minimum, Typical, and Maximum values meet the requirements under PCI Specification 1.0a.

## IDT 89HPES16H16 Data Sheet

## Option A Package - 484-BGA Signal Pinout for PES16H16

The following table lists the pin numbers and signal names for the PES16H16 device.

| Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | $\mathrm{V}_{\mathrm{DD}} \mathrm{I} / 0$ |  | B13 | $\mathrm{V}_{S S}$ |  | D3 | GPIO_27 |  | E15 | $V_{S S}$ |  |
| A2 | GPIO_16 |  | B14 | NC |  | D4 | GPIO_23 |  | E16 | $V_{D D} P E$ |  |
| A3 | $\mathrm{V}_{S S}$ |  | B15 | NC |  | D5 | GPIO_20 |  | E17 | $V_{D D} P E$ |  |
| A4 | PE9TN00 |  | B16 | $\mathrm{V}_{\text {SS }}$ |  | D6 | $V_{S S}$ |  | E18 | JTAG_TRST_N |  |
| A5 | PE8TN00 |  | B17 | NC |  | D7 | PE9RP00 |  | E19 | SSMBCLK |  |
| A6 | $V_{S S}$ |  | B18 | PE2TN00 |  | D8 | PE9RN00 |  | E20 | SSMBADDR_2 |  |
| A7 | PE3RP00 |  | B19 | MSMBADDR_3 |  | D9 | PE8RP00 |  | E21 | PE1TP00 |  |
| A8 | NC |  | B20 | JTAG_TDO |  | D10 | PE8RN00 |  | E22 | PE1TN00 |  |
| A9 | $V_{S S}$ |  | B21 | PERSTN |  | D11 | $V_{S S}$ |  | F1 | PE10RP00 |  |
| A10 | PEREFCLKN1 |  | B22 | JTAG_TDI |  | D12 | NC |  | F2 | PE10RN00 |  |
| A11 | $V_{S S}$ |  | C1 | $\mathrm{V}_{\mathrm{DD}} / \mathrm{O}$ |  | D13 | NC |  | F3 | $\mathrm{V}_{\text {SS }}$ |  |
| A12 | PE3TN00 |  | C2 | GPIO_21 |  | D14 | NC |  | F4 | GPIO_30 |  |
| A13 | $\mathrm{V}_{S S}$ |  | C3 | GPIO_19 |  | D15 | NC |  | F5 | $V_{\text {DD }} / 1 / 0$ |  |
| A14 | NC |  | C4 | $\mathrm{V}_{S S}$ |  | D16 | PE2RP00 |  | F6 | $V_{\text {DD }} / 1 / 0$ |  |
| A15 | NC |  | C5 | $V_{S S}$ |  | D17 | PE2RN00 |  | F7 | $V_{D D} P E$ |  |
| A16 | $V_{S S}$ |  | C6 | $V_{S S}$ |  | D18 | MSMBADDR_1 |  | F8 | $V_{D D} P E$ |  |
| A17 | NC |  | C7 | $\mathrm{V}_{\text {SS }}$ |  | D19 | $\mathrm{V}_{\text {DD }} / \mathrm{O}$ |  | F9 | $V_{\text {DD }}$ PE |  |
| A18 | PE2TP00 |  | C8 | $V_{S S}$ |  | D20 | CCLKDS |  | F10 | $V_{\text {DD }}$ CORE |  |
| A19 | MSMBSMODE |  | C9 | $V_{S S}$ |  | D21 | SSMBADDR_1 |  | F11 | $V_{\text {DD }}$ CORE |  |
| A20 | MSMBDAT |  | C10 | $V_{S S}$ |  | D22 | SSMBADDR_3 |  | F12 | $V_{\text {DD }}$ CORE |  |
| A21 | JTAG_TMS |  | C11 | $\mathrm{V}_{S S}$ |  | E1 | $V_{S S}$ |  | F13 | $\mathrm{V}_{\text {DD }}$ CORE |  |
| A22 | $V_{S S}$ |  | C12 | $V_{S S}$ |  | E2 | $V_{S S}$ |  | F14 | $V_{\text {DD }}$ PE |  |
| B1 | $\mathrm{V}_{S S}$ |  | C13 | $V_{S S}$ |  | E3 | GPIO_31 |  | F15 | $V_{D D} P E$ |  |
| B2 | GPIO_18 |  | C14 | $V_{S S}$ |  | E4 | GPIO_28 |  | F16 | $V_{\text {DD }} / 1 / 0$ |  |
| B3 | $\mathrm{V}_{S S}$ |  | C15 | $\mathrm{V}_{S S}$ |  | E5 | GPIO_26 |  | F17 | $\mathrm{V}_{\text {D }} / 1 / 0$ |  |
| B4 | PE9TP00 |  | C16 | $V_{S S}$ |  | E6 | GPIO_17 |  | F18 | SSMBADDR_5 |  |
| B5 | PE8TP00 |  | C17 | $V_{S S}$ |  | E7 | $\mathrm{V}_{\mathrm{DD}} \mathrm{PE}$ |  | F19 | $V_{S S}$ |  |
| B6 | $\mathrm{V}_{\text {SS }}$ |  | C18 | MSMBADDR_4 |  | E8 | $V_{S S}$ |  | F20 | $V_{S S}$ |  |
| B7 | PE3RN00 |  | C19 | MSMBADDR_2 |  | E9 | $V_{T T} P E$ |  | F21 | NC |  |
| B8 | NC |  | C20 | MSMBCLK |  | E10 | $V_{T T} P E$ |  | F22 | NC |  |
| B9 | $\mathrm{V}_{S S}$ |  | C21 | SSMBDAT |  | E11 | $V_{\text {DD }}$ PEA |  | G1 | PE11RP00 |  |
| B10 | PEREFCLKP1 |  | C22 | JTAG_TCK |  | E12 | $V_{\text {DD }}$ PEA |  | G2 | PE11RN00 |  |
| B11 | $V_{S S}$ |  | D1 | GPIO_29 |  | E13 | $V_{T T} P E$ |  | G3 | $\mathrm{V}_{S S}$ |  |
| B12 | PE3TP00 |  | D2 | GPIO_24 |  | E14 | $\mathrm{V}_{\text {TT }} \mathrm{PE}$ |  | G4 | $V_{S S}$ |  |

Table 19 PES16H16 Signal Pin-Out (Part 1 of 4)

IDT 89HPES16H16 Data Sheet

| Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G5 | $V_{\text {DD }} / 1 / 0$ |  | H20 | $\mathrm{V}_{S S}$ |  | K13 | $V_{S S}$ |  | M6 | $V_{S S}$ |  |
| G6 | $V_{D D} P E$ |  | H21 | NC |  | K14 | $\mathrm{V}_{\text {DD }}$ CORE |  | M7 | $V_{S S}$ |  |
| G7 | $V_{S S}$ |  | H22 | NC |  | K15 | $V_{\text {DD }}$ CORE |  | M8 | $V_{\text {DD }}$ CORE |  |
| G8 | $\mathrm{V}_{\text {DD }}$ CORE |  | J1 | PE10TN00 |  | K16 | $V_{S S}$ |  | M9 | $\mathrm{V}_{\mathrm{DD}}$ CORE |  |
| G9 | $V_{\text {DD }}$ CORE |  | J2 | PE10TP00 |  | K17 | $V_{D D} P E$ |  | M10 | $V_{S S}$ |  |
| G10 | $V_{S S}$ |  | J3 | $V_{S S}$ |  | K18 | $\mathrm{V}_{T T} \mathrm{PE}$ |  | M11 | $\mathrm{V}_{\text {DD }}$ CORE |  |
| G11 | $V_{\text {DD }}$ CORE |  | J4 | $V_{S S}$ |  | K19 | NC |  | M12 | $V_{\text {DD }}$ CORE |  |
| G12 | $V_{\text {DD }}$ CORE |  | J5 | $\mathrm{V}_{\text {TT }} \mathrm{PE}$ |  | K20 | $V_{S S}$ |  | M13 | $V_{S S}$ |  |
| G13 | $\mathrm{V}_{\text {SS }}$ |  | J6 | $V_{D D}$ PE |  | K21 | $\mathrm{V}_{S S}$ |  | M14 | $V_{\text {DD }}$ CORE |  |
| G14 | $V_{\text {DD }}$ CORE |  | J7 | $V_{\text {SS }}$ |  | K22 | $V_{S S}$ |  | M15 | $V_{\text {DD }}$ CORE |  |
| G15 | $V_{\text {DD }}$ CORE |  | J8 | $V_{\text {DD }}$ CORE |  | L1 | $V_{S S}$ |  | M16 | $V_{S S}$ |  |
| G16 | $V_{S S}$ |  | J9 | $V_{\text {DD }}$ CORE |  | L2 | $V_{S S}$ |  | M17 | $V_{S S}$ |  |
| G17 | $V_{D D} /$ / 0 |  | J10 | $V_{S S}$ |  | L3 | $V_{S S}$ |  | M18 | $V_{\text {DD }}$ PEA |  |
| G18 | $V_{S S}$ |  | J11 | $V_{\text {DD }}$ CORE |  | L4 | $V_{S S}$ |  | M19 | NC |  |
| G19 | PE1RN00 |  | J12 | $V_{\text {DD }}$ CORE |  | L5 | $\mathrm{V}_{\mathrm{DD}}$ PEA |  | M20 | $V_{S S}$ |  |
| G20 | $V_{S S}$ |  | J13 | $V_{S S}$ |  | L6 | $V_{S S}$ |  | M21 | $V_{S S}$ |  |
| G21 | $V_{S S}$ |  | J14 | $V_{\text {DD }}$ CORE |  | L7 | $V_{S S}$ |  | M22 | $V_{S S}$ |  |
| G22 | $V_{S S}$ |  | J15 | $V_{\text {DD }}$ CORE |  | L8 | $V_{\text {DD }}$ CORE |  | N1 | $V_{S S}$ |  |
| H1 | $V_{S S}$ |  | J16 | $V_{S S}$ |  | L9 | $\mathrm{V}_{\text {DD }}$ CORE |  | N2 | $V_{S S}$ |  |
| H2 | $V_{S S}$ |  | J17 | $V_{D D} P E$ |  | L10 | $V_{S S}$ |  | N3 | $V_{S S}$ |  |
| H3 | $V_{S S}$ |  | J18 | $\mathrm{V}_{\text {TT }} \mathrm{PE}$ |  | L11 | $\mathrm{V}_{\text {DD }}$ CORE |  | N4 | $V_{S S}$ |  |
| H4 | $V_{S S}$ |  | J19 | NC |  | L12 | $V_{\text {DD }}$ CORE |  | N5 | $\mathrm{V}_{\text {TT }} \mathrm{PE}$ |  |
| H5 | $V_{D D} P E$ |  | J20 | $\mathrm{V}_{\text {SS }}$ |  | L13 | $V_{S S}$ |  | N6 | $V_{S S}$ |  |
| H6 | $V_{D D} P E$ |  | J21 | NC |  | L14 | $\mathrm{V}_{\text {DD }}$ CORE |  | N7 | $V_{S S}$ |  |
| H7 | $V_{S S}$ |  | J22 | NC |  | L15 | $\mathrm{V}_{\text {DD }}$ CORE |  | N8 | $\mathrm{V}_{\text {DD }}$ CORE |  |
| H8 | $\mathrm{V}_{\text {DD }}$ CORE |  | K1 | PE11TN00 |  | L16 | $\mathrm{V}_{S S}$ |  | N9 | $\mathrm{V}_{\text {DD }}$ CORE |  |
| H9 | $V_{\text {DD }}$ CORE |  | K2 | PE11TP00 |  | L17 | $V_{S S}$ |  | N10 | $V_{S S}$ |  |
| H10 | $V_{S S}$ |  | K3 | $\mathrm{V}_{\text {SS }}$ |  | L18 | $\mathrm{V}_{\mathrm{DD}} \mathrm{PEA}$ |  | N11 | $\mathrm{V}_{\text {DD }}$ CORE |  |
| H11 | $V_{\text {DD }}$ CORE |  | K4 | $\mathrm{V}_{\text {SS }}$ |  | L19 | NC |  | N12 | $V_{\text {DD }}$ CORE |  |
| H12 | $\mathrm{V}_{\text {DD }}$ CORE |  | K5 | $V_{T T} P E$ |  | L20 | $\mathrm{V}_{S S}$ |  | N13 | $V_{S S}$ |  |
| H13 | $V_{S S}$ |  | K6 | $V_{S S}$ |  | L21 | PEOTP00 |  | N14 | $\mathrm{V}_{\text {DD }}$ CORE |  |
| H14 | $V_{\text {DD }}$ CORE |  | K7 | $V_{\text {SS }}$ |  | L22 | PEOTN00 |  | N15 | $\mathrm{V}_{\text {DD }}$ CORE |  |
| H15 | $\mathrm{V}_{\text {DD }}$ CORE |  | K8 | $V_{\text {DD }}$ CORE |  | M1 | PEREFCLKN2 |  | N16 | $V_{S S}$ |  |
| H16 | $V_{S S}$ |  | K9 | $\mathrm{V}_{\mathrm{DD}}$ CORE |  | M2 | PEREFCLKP2 |  | N17 | $V_{S S}$ |  |
| H17 | $V_{D D} P E$ |  | K10 | $V_{S S}$ |  | M3 | $V_{S S}$ |  | N18 | $V_{T T} P E$ |  |
| H18 | $V_{D D} P E$ |  | K11 | $\mathrm{V}_{\text {DD }}$ CORE |  | M4 | $V_{S S}$ |  | N19 | $V_{S S}$ |  |
| H19 | PE1RP00 |  | K12 | $V_{\text {DD }}$ CORE |  | M5 | $V_{\text {DD }}$ PEA |  | N20 | $\mathrm{V}_{S S}$ |  |

IDT 89HPES16H16 Data Sheet

| Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| N21 | PEREFCLKN0 |  | R14 | $V_{\text {DD }}$ CORE |  | U7 | $\mathrm{V}_{\mathrm{DD}} \mathrm{PE}$ |  | V22 | PE15TP00 |  |
| N22 | PEREFCLKP0 |  | R15 | $V_{\text {DD }}$ CORE |  | U8 | $V_{D D} P E$ |  | W1 | $V_{S S}$ |  |
| P1 | PE4TN00 |  | R16 | $V_{S S}$ |  | U9 | $V_{D D} P E$ |  | W2 | $V_{S S}$ |  |
| P2 | PE4TP00 |  | R17 | $V_{D D}$ PE |  | U10 | $\mathrm{V}_{\text {DD }}$ CORE |  | W3 | $V_{S S}$ |  |
| P3 | $\mathrm{V}_{\text {SS }}$ |  | R18 | $V_{\text {SS }}$ |  | U11 | $V_{\text {DD }}$ CORE |  | W4 | REFCLKM |  |
| P4 | $V_{S S}$ |  | R19 | PE15RN00 |  | U12 | $V_{\text {DD }}$ CORE |  | W5 | RSTHALT |  |
| P5 | $V_{T T} P E$ |  | R20 | $V_{S S}$ |  | U13 | $V_{\text {DD }}$ CORE |  | W6 | SWMODE_1 |  |
| P6 | $V_{D D} P \mathrm{E}$ |  | R21 | NC |  | U14 | $V_{D D} P E$ |  | W7 | $V_{S S}$ |  |
| P7 | $V_{S S}$ |  | R22 | NC |  | U15 | $V_{D D} P E$ |  | W8 | $V_{S S}$ |  |
| P8 | $V_{\text {DD }}$ CORE |  | T1 | $V_{S S}$ |  | U16 | $V_{D D} 1 / 0$ |  | W9 | $V_{S S}$ |  |
| P9 | $V_{\text {DD }}$ CORE |  | T2 | $V_{S S}$ |  | U17 | $V_{D D} /$ / 0 |  | W10 | $V_{S S}$ |  |
| P10 | $V_{S S}$ |  | T3 | $V_{S S}$ |  | U18 | $V_{S S}$ |  | W11 | $V_{\text {DD }}$ PEA |  |
| P11 | $V_{\text {DD }}$ CORE |  | T4 | $V_{S S}$ |  | U19 | PE14RN00 |  | W12 | $V_{S S}$ |  |
| P12 | $\mathrm{V}_{\mathrm{DD}}$ CORE |  | T5 | $V_{S S}$ |  | U20 | $V_{S S}$ |  | W13 | $V_{S S}$ |  |
| P13 | $V_{S S}$ |  | T6 | $V_{D D} P E$ |  | U21 | $V_{S S}$ |  | W14 | $V_{S S}$ |  |
| P14 | $\mathrm{V}_{\text {DD }}$ CORE |  | T7 | $V_{S S}$ |  | U22 | $V_{S S}$ |  | W15 | $\mathrm{V}_{\text {DD }} /$ /0 |  |
| P15 | $V_{\text {DD }}$ CORE |  | T8 | $V_{\text {DD }}$ CORE |  | V1 | PE5RP00 |  | W16 | GPIO_01 |  |
| P16 | $V_{S S}$ |  | T9 | $V_{\text {DD }}$ CORE |  | V2 | PE5RN00 |  | W17 | GPIO_03 |  |
| P17 | $V_{\text {DD }} P \mathrm{E}$ |  | T10 | $V_{S S}$ |  | V3 | $\mathrm{V}_{S S}$ |  | W18 | GPIO_04 |  |
| P18 | $V_{T T} P E$ |  | T11 | $V_{\text {DD }}$ CORE |  | V4 | $V_{S S}$ |  | W19 | GPIO_08 |  |
| P19 | PE15RP00 |  | T12 | $V_{\text {DD }}$ CORE |  | V5 | $V_{\text {DD }} / 1 / 0$ |  | W20 | $V_{S S}$ |  |
| P20 | $V_{S S}$ |  | T13 | $V_{S S}$ |  | V6 | $V_{\text {DD }} /$ / 0 |  | W21 | PE14TN00 |  |
| P21 | $V_{S S}$ |  | T14 | $V_{\text {DD }}$ CORE |  | V7 | $V_{S S}$ |  | W22 | PE14TP00 |  |
| P22 | $V_{S S}$ |  | T15 | $V_{\text {DD }}$ CORE |  | V8 | $V_{D D} P E$ |  | Y1 | $V_{\text {DD }} / 1 / 0$ |  |
| R1 | PE5TN00 |  | T16 | $\mathrm{V}_{\text {SS }}$ |  | V9 | $\mathrm{V}_{T T} \mathrm{PE}$ |  | Y2 | CCLKUS |  |
| R2 | PE5TP00 |  | T17 | $V_{D D} P E$ |  | V10 | $\mathrm{V}_{\text {TT }} \mathrm{PE}$ |  | Y3 | $\mathrm{V}_{\text {DD }} 1 / 0$ |  |
| R3 | $V_{S S}$ |  | T18 | $V_{\text {DD }}$ PE |  | V11 | $V_{\text {DD }}$ PEA |  | Y4 | SWMODE_0 |  |
| R4 | $V_{S S}$ |  | T19 | PE14RP00 |  | V12 | $\mathrm{V}_{\text {TT }} \mathrm{PE}$ |  | Y5 | $V_{S S}$ |  |
| R5 | $\mathrm{V}_{\mathrm{DD}} \mathrm{PE}$ |  | T20 | $\mathrm{V}_{\text {SS }}$ |  | V13 | $\mathrm{V}_{\text {TT }} \mathrm{PE}$ |  | Y6 | $\mathrm{V}_{S S}$ |  |
| R6 | $V_{\text {DD }} P \mathrm{PE}$ |  | T21 | PEORN00 |  | V14 | $\mathrm{V}_{\mathrm{DD}} \mathrm{PE}$ |  | Y7 | $V_{S S}$ |  |
| R7 | $V_{S S}$ |  | T22 | PE0RP00 |  | V15 | $V_{D D} P E$ |  | Y8 | $V_{S S}$ |  |
| R8 | $\mathrm{V}_{\text {DD }}$ CORE |  | U1 | PE4RP00 |  | V16 | $\mathrm{V}_{\text {DD }} \mathrm{I} / 0$ |  | Y9 | $V_{S S}$ |  |
| R9 | $\mathrm{V}_{\text {DD }}$ CORE |  | U2 | PE4RN00 |  | V17 | GPIO_06 |  | Y10 | $V_{S S}$ |  |
| R10 | $V_{S S}$ |  | U3 | $V_{S S}$ |  | V18 | GPIO_11 |  | Y11 | $V_{S S}$ |  |
| R11 | $V_{\text {DD }}$ CORE |  | U4 | $\mathrm{V}_{\text {SS }}$ |  | V19 | $\mathrm{V}_{S S}$ |  | Y12 | $V_{S S}$ |  |
| R12 | $V_{\text {DD }}$ CORE |  | U5 | $\mathrm{V}_{\text {SS }}$ |  | V20 | $V_{S S}$ |  | Y13 | $V_{S S}$ |  |
| R13 | $\mathrm{V}_{S S}$ |  | U6 | $\mathrm{V}_{\text {DI }} / \mathrm{O}$ |  | V21 | PE15TN00 |  | Y14 | $\mathrm{V}_{\text {SS }}$ |  |

Table 19 PES16H16 Signal Pin-Out (Part 3 of 4)

IDT 89HPES16H16 Data Sheet

| Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Y15 | $V_{S S}$ |  | AA6 | PE7RN00 |  | AA19 | GPIO_05 |  | AB10 | $\mathrm{V}_{S S}$ |  |
| Y16 | $V_{S S}$ |  | AA7 | $\mathrm{V}_{S S}$ |  | AA20 | $\mathrm{V}_{\mathrm{DD}} / \mathrm{O}$ |  | AB11 | PEREFCLKN3 |  |
| Y17 | $\mathrm{V}_{S S}$ |  | AA8 | PE6TP00 |  | AA21 | GPIO_12 |  | AB12 | $\mathrm{V}_{S S}$ |  |
| Y18 | GPIO_00 |  | AA9 | PE7TP00 |  | AA22 | GPIO_14 |  | AB13 | PE12TN00 |  |
| Y19 | GPIO_07 |  | AA10 | $\mathrm{V}_{S S}$ |  | AB1 | $V_{D D} /$ /O |  | AB14 | PE13TN00 |  |
| Y20 | GPIO_09 |  | AA11 | PEREFCLKP3 |  | AB2 | $\mathrm{V}_{S S}$ |  | AB15 | $\mathrm{V}_{S S}$ |  |
| Y21 | $\mathrm{V}_{S S}$ |  | AA12 | $V_{S S}$ |  | AB3 | SWMODE_02 |  | AB16 | PE12RP00 |  |
| Y22 | $V_{S S}$ |  | AA13 | PE12TP00 |  | AB4 | $V_{S S}$ |  | AB17 | PE13RP00 |  |
| AA1 | $\mathrm{V}_{S S}$ |  | AA14 | PE13TP00 |  | AB5 | PE6RP00 |  | AB18 | $\mathrm{V}_{S S}$ |  |
| AA2 | $V_{\text {DD }} /$ / 0 |  | AA15 | $\mathrm{V}_{S S}$ |  | AB6 | PE7RP00 |  | AB19 | GPIO_02 |  |
| AA3 | SWMODE_3 |  | AA16 | PE12RN00 |  | AB7 | $\mathrm{V}_{S S}$ |  | AB20 | GPIO_10 |  |
| AA4 | $\mathrm{V}_{S S}$ |  | AA17 | PE13RN00 |  | AB8 | PE6TN00 |  | AB21 | GPIO_13 |  |
| AA5 | PE6RN00 |  | AA18 | $\mathrm{V}_{S S}$ |  | AB9 | PE7TN00 |  | AB22 | GPIO_15 |  |

Table 19 PES16H16 Signal Pin-Out (Part 4 of 4)

## Alternate Signal Functions

| Pin | GPIO | Alternate | Pin | GPIO | Alternate |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AA19 | GPIO_05 | GPEN | E6 | GPIO_17 | P12RSTN |
| V17 | GPIO_06 | P1RSTN | B2 | GPIO_18 | P13RSTN |
| Y19 | GPIO_07 | P2RSTN | C3 | GPIO_19 | P14RSTN |
| W19 | GPIO_08 | P3RSTN | D5 | GPIO_20 | P15RSTN |
| Y20 | GPIO_09 | P4RSTN | C2 | GPIO_21 | IOEXPINTN0 |
| AB20 | GPIO_10 | P5RSTN | D4 | GPIO_23 | IOEXPINTN2 |
| V18 | GPIO_11 | P6RSTN | D2 | GPIO_24 | IOEXPINTN3 |
| AA21 | GPIO_12 | P7RSTN | E5 | GPIO_26 | IOEXPINTN5 |
| AB21 | GPIO_13 | P8RSTN | D3 | GPIO_27 | IOEXPINTN6 |
| AA22 | GPIO_14 | P9RSTN | E4 | GPIO_28 | IOEXPINTN7 |
| AB22 | GPIO_15 | P10RSTN | E3 | GPIO_31 | IOEXPINTN10 |
| A2 | GPIO_16 | P11RSTN | - | - | - |

Table 20 PES16H16 Alternate Signal Functions

IDT 89HPES16H16 Data Sheet

## No Connection Pins

| No Connection |  |  |  |
| :---: | :---: | :---: | :---: |
| A8 | B15 | F21 | J22 |
| A14 | B17 | F22 | K19 |
| A15 | D12 | H21 | L19 |
| A17 | D13 | H22 | M19 |
| B8 | D14 | J19 | R21 |
| B14 | D15 | J21 | R22 |

Table 21 PES16H16 No Connection Pins

## Power Pins

| $\mathrm{V}_{\text {DD }}$ Core | $\mathrm{V}_{\text {DD }}$ Core | $\mathrm{V}_{\mathrm{DD}}$ Core | $\mathrm{V}_{\text {DD }} \mathrm{IO}$ | $\mathrm{V}_{\text {DD }} \mathrm{PE}$ | $\mathrm{V}_{\mathrm{DD}} \mathrm{PE}$ | $\mathrm{V}_{\text {DD }}$ PEA | $\mathrm{V}_{\text {TT }} \mathrm{PE}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F10 | K9 | P8 | A1 | E7 | P6 | E11 | E9 |
| F11 | K11 | P9 | C1 | E16 | P17 | E12 | E10 |
| F12 | K12 | P11 | D19 | E17 | R5 | L5 | E13 |
| F13 | K14 | P12 | F5 | F7 | R6 | L18 | E14 |
| G8 | K15 | P14 | F6 | F8 | R17 | M5 | J5 |
| G9 | L8 | P15 | F16 | F9 | T6 | M18 | J18 |
| G11 | L9 | R8 | F17 | F14 | T17 | V11 | K5 |
| G12 | L11 | R9 | G5 | F15 | T18 | W11 | K18 |
| G14 | L12 | R11 | G17 | G6 | U7 |  | N5 |
| G15 | L14 | R12 | U6 | H5 | U8 |  | N18 |
| H8 | L15 | R14 | U16 | H6 | U9 |  | P5 |
| H9 | M8 | R15 | U17 | H17 | U14 |  | P18 |
| H11 | M9 | T8 | V5 | H18 | U15 |  | V9 |
| H12 | M11 | T9 | V6 | J6 | V8 |  | V10 |
| H14 | M12 | T11 | V16 | J17 | V14 |  | V12 |
| H15 | M14 | T12 | W15 | K17 | V15 |  | V13 |
| J8 | M15 | T14 | Y1 |  |  |  |  |
| J9 | N8 | T15 | Y3 |  |  |  |  |
| J11 | N9 | U10 | AA2 |  |  |  |  |
| J12 | N11 | U11 | AA20 |  |  |  |  |
| J14 | N12 | U12 | AB01 |  |  |  |  |
| J15 | N14 | U13 |  |  |  |  |  |
| K8 | N15 | - |  |  |  |  |  |

Table 22 PES16H16 Power Pins

IDT 89HPES16H16 Data Sheet
Ground Pins

| $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | C17 | H16 | L16 | P4 | U4 | Y10 |
| A6 | D6 | H20 | L17 | P7 | U5 | Y11 |
| A9 | D11 | J3 | L20 | P10 | U18 | Y12 |
| A11 | E1 | J4 | M3 | P13 | U20 | Y13 |
| A13 | E2 | J7 | M4 | P16 | U21 | Y14 |
| A16 | E8 | J10 | M6 | P20 | U22 | Y15 |
| A22 | E15 | J13 | M7 | P21 | V3 | Y16 |
| B1 | F3 | J16 | M10 | P22 | V4 | Y17 |
| B3 | F19 | J20 | M13 | R3 | V7 | Y21 |
| B6 | F20 | K3 | M16 | R4 | V19 | Y22 |
| B9 | G3 | K4 | M17 | R7 | V20 | AA1 |
| B11 | G4 | K6 | M20 | R10 | W1 | AA4 |
| B13 | G7 | K7 | M21 | R13 | W2 | AA7 |
| B16 | G10 | K10 | M22 | R16 | W3 | AA10 |
| C4 | G13 | K13 | N1 | R18 | W7 | AA12 |
| C5 | G16 | K16 | N2 | R20 | W8 | AA15 |
| C6 | G18 | K20 | N3 | T1 | W9 | AA18 |
| C7 | G20 | K21 | N4 | T2 | W10 | AB2 |
| C8 | G21 | K22 | N6 | T3 | W12 | AB4 |
| C9 | G22 | L1 | N7 | T4 | W13 | AB7 |
| C10 | H1 | L2 | N10 | T5 | W14 | AB10 |
| C11 | H2 | L3 | N13 | T7 | W20 | AB12 |
| C12 | H3 | L4 | N16 | T10 | Y5 | AB15 |
| C13 | H4 | L6 | N17 | T13 | Y6 | AB18 |
| C14 | H7 | L7 | N19 | T16 | Y7 |  |
| C15 | H10 | L10 | N20 | T20 | Y8 |  |
| C16 | H13 | L13 | P3 | U3 | Y9 |  |

Table 23 PES16H16 Ground Pins

IDT 89HPES16H16 Data Sheet
Signals Listed Alphabetically

| Signal Name | I/O Type | Location | Signal Category |
| :---: | :---: | :---: | :---: |
| CCLKDS | 1 | D20 | System |
| CCLKUS | I | Y2 |  |
| GPIO_00 | I/0 | Y18 | General Purpose Input/Output |
| GPIO_01 | I/0 | W16 |  |
| GPIO_02 | 1/0 | AB19 |  |
| GPIO_03 | 1/0 | W17 |  |
| GPIO_04 | 1/0 | W18 |  |
| GPIO_05 | 1/0 | AA19 |  |
| GPIO_06 | I/0 | V17 |  |
| GPIO_07 | I/0 | Y19 |  |
| GPIO_08 | 1/0 | W19 |  |
| GPIO_09 | 1/0 | Y20 |  |
| GPIO_10 | 1/0 | AB20 |  |
| GPIO_11 | 1/0 | V18 |  |
| GPIO_12 | 1/0 | AA21 |  |
| GPIO_13 | 1/0 | AB21 |  |
| GPIO_14 | 1/0 | AA22 |  |
| GPIO_15 | 1/0 | AB22 |  |
| GPIO_16 | 1/0 | A2 |  |
| GPIO_17 | 1/0 | E6 |  |
| GPIO_18 | 1/0 | B2 |  |
| GPIO_19 | 1/0 | C3 |  |
| GPIO_20 | 1/0 | D5 |  |
| GPIO_21 | 1/0 | C2 |  |
| GPIO_23 | 1/0 | D4 |  |
| GPIO_24 | 1/0 | D2 |  |
| GPIO_26 | 1/0 | E5 |  |
| GPIO_27 | 1/0 | D3 |  |
| GPIO_28 | 1/0 | E4 |  |
| GPIO_29 | I/0 | D1 |  |
| GPIO_30 | 1/0 | F4 |  |
| GPIO_31 | 1/0 | E3 |  |

Table 24 89PES16H16 Alphabetical Signal List (Part 1 of 4)

| Signal Name | I/O Type | Location | Signal Category |
| :---: | :---: | :---: | :---: |
| JTAG_TCK | I | C22 | JTAG |
| JTAG_TDI | 1 | B22 |  |
| JTAG_TDO | 0 | B20 |  |
| JTAG_TMS | I | A21 |  |
| JTAG_TRST_N | I | E18 |  |
| MSMBADDR_1 | I | D18 | SMBus |
| MSMBADDR_2 | 1 | C19 |  |
| MSMBADDR_3 | I | B19 |  |
| MSMBADDR_4 | 1 | C18 |  |
| MSMBCLK | 1/0 | C20 |  |
| MSMBDAT | 1/0 | A20 |  |
| MSMBSMODE | I | A19 | System |
| NO CONNECTION | See Table 21 for a listing of No Connection pins. |  |  |
| PEORN00 | I | T21 | PCI Express |
| PEORP00 | 1 | T22 |  |
| PEOTN00 | 0 | L22 |  |
| PEOTPOO | 0 | L21 |  |
| PE1RN00 | I | G19 |  |
| PE1RP00 | 1 | H19 |  |
| PE1TN00 | 0 | E22 |  |
| PE1TP00 | 0 | E21 |  |
| PE2RN00 | 1 | D17 |  |
| PE2RP00 | 1 | D16 |  |
| PE2TN00 | 0 | B18 |  |
| PE2TP00 | 0 | A18 |  |
| PE3RN00 | I | B7 |  |
| PE3RP00 | 1 | A7 |  |
| PE3TN00 | 0 | A12 |  |
| PE3TP00 | 0 | B12 |  |
| PE4RN00 | I | U2 |  |
| PE4RP00 | 1 | U1 |  |
| PE4TN00 | 0 | P1 |  |
| PE4TP00 | 0 | P2 |  |
| PE5RN00 | I | V2 |  |
| PE5RP00 | 1 | V1 |  |
| PE5TN00 | 0 | R1 |  |

Table 24 89PES16H16 Alphabetical Signal List (Part 2 of 4)

| Signal Name | I/O Type | Location | Signal Category |
| :---: | :---: | :---: | :---: |
| PE5TP00 | 0 | R2 | PCI Express (Cont.) |
| PE6RN00 | 1 | AA5 |  |
| PE6RP00 | 1 | AB5 |  |
| PE6TN00 | 0 | AB8 |  |
| PE6TP00 | 0 | AA8 |  |
| PE7RN00 | I | AA6 |  |
| PE7RP00 | I | AB6 |  |
| PE7TN00 | 0 | AB9 |  |
| PE7TP00 | 0 | AA9 |  |
| PE8RN00 | I | D10 |  |
| PE8RP00 | I | D9 |  |
| PE8TN00 | 0 | A5 |  |
| PE8TP00 | 0 | B5 |  |
| PE9RN00 | I | D8 |  |
| PE9RP00 | 1 | D7 |  |
| PE9TN00 | 0 | A4 |  |
| PE9TP00 | 0 | B4 |  |
| PE10RN00 | I | F2 |  |
| PE10RP00 | 1 | F1 |  |
| PE10TN00 | 0 | J1 |  |
| PE10TP00 | 0 | J2 |  |
| PE11RN00 | I | G2 |  |
| PE11RP00 | 1 | G1 |  |
| PE11TN00 | 0 | K1 |  |
| PE11TP00 | 0 | K2 |  |
| PE12RN00 | 1 | AA16 |  |
| PE12RP00 | I | AB16 |  |
| PE12TN00 | 0 | AB13 |  |
| PE12TP00 | 0 | AA13 |  |
| PE13RN00 | I | AA17 |  |
| PE13RP00 | 1 | AB17 |  |
| PE13TN00 | 0 | AB14 |  |
| PE13TP00 | 0 | AA14 |  |
| PE14RN00 | 1 | U19 |  |
| PE14RP00 | 1 | T19 |  |
| PE14TN00 | 0 | W21 |  |

Table 24 89PES16H16 Alphabetical Signal List (Part 3 of 4)

IDT 89HPES16H16 Data Sheet

| Signal Name | I/O Type | Location | Signal Category |
| :---: | :---: | :---: | :---: |
| PE14TP00 | 0 | W22 | PCI Express (Cont.) |
| PE15RN00 | I | R19 |  |
| PE15RP00 | I | P19 |  |
| PE15TN00 | 0 | V21 |  |
| PE15TP00 | 0 | V22 |  |
| PEREFCLKNO | I | N21 |  |
| PEREFCLKN1 | 1 | A10 |  |
| PEREFCLKN2 | I | M1 |  |
| PEREFCLKN3 | I | AB11 |  |
| PEREFCLKP0 | 1 | N22 |  |
| PEREFCLKP1 | I | B10 |  |
| PEREFCLKP2 | I | M2 |  |
| PEREFCLKP3 | I | AA11 |  |
| PERSTN | I | B21 | System |
| REFCLKM | 1 | W4 | PCI Express |
| RSTHALT | 1 | W5 | System |
| SSMBADDR_1 | 1 | D21 | SMBus |
| SSMBADDR_2 | 1 | E20 |  |
| SSMBADDR_3 | 1 | D22 |  |
| SSMBADDR_5 | 1 | F18 |  |
| SSMBCLK | 1/0 | E19 |  |
| SSMBDAT | 1/0 | C21 |  |
| SWMODE_0 | 1 | Y4 | System |
| SWMODE_1 | I | W6 |  |
| SWMODE_2 | 1 | AB3 |  |
| SWMODE_3 | I | AA3 |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} C O R E, \mathrm{~V}_{\mathrm{DD}}- \\ & \mathrm{PEA}, \mathrm{~V}_{\mathrm{DD}} \mathrm{O}, \\ & \mathrm{~V}_{\mathrm{DD}} \mathrm{PE}, \mathrm{~V}_{T \mathrm{~T}} \mathrm{PE} \end{aligned}$ | See Table 22 for a listing of power pins. |  |  |
| $\mathrm{V}_{S S}$ | See Table 23 for a listing of ground pins. |  |  |

Table 24 89PES16H16 Alphabetical Signal List (Part 4 of 4)

## PES16H16 Pinout - Top View

| $\begin{array}{lllllllllllllllllllllll} & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 20 & 21 & 22\end{array}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A $\triangle \square / \square \square / \square \mathbf{X} / \square / \square / \mathbf{X} \mathbf{X} / \mathbf{X} \square \square \square \square /$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| c \ $\square \square /$ / / |  |  |  |  |  |  |
| D $\square \square \square \square \square / \square \square \square \square / \mathbf{X X X X} \mathbf{X} \square \square \square \wedge \square \square \square$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| н $\quad$ / |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| т |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| {AB$\$}} \hline & & & & & &  \hline \multicolumn{7}{\|c|}{$V_{D D}$ Core (Power) $X V_{T T} P E$ (Power) $\quad$ Vss (Ground) $\quad \square$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |



|  | REVVSIONS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | REV | DESCRIPTTICN |  |  |  | 09/15/06 | APPROVED |  |
|  | $\infty$ | INTTAL RELLASE |  |  |  |  |  |  |
|  | NOTES: |  |  |  |  |  |  |  |
| 1 | ALL DIMENSWNNG AND TOLERANCING CONFORM To ANSI Y14.5M-1982 |  |  |  |  |  |  |  |
| 2 | -e" REPRESENTS THE BASC SOLDER BALL GRID PITCH |  |  |  |  |  |  |  |
| 3 | "M" Represens the maximum solver ball matrx size |  |  |  |  |  |  |  |
| 4 | *n" represents the balcount numeer |  |  |  |  |  |  |  |
| S | dmensin "b" is neasured at the maxiuum solder ball chameitr. PARALEL TO PRIMAYY DATUM |  |  |  |  |  |  |  |
| © | SEATING PLAEE aND PRIMARY DATUM --C- are defined by the SPHERICAL CROWNS OF THE SOLLER BALLS |  |  |  |  |  |  |  |
| $\Delta$ | "AI" ID CORNER MUST BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKING, INDENTATON OR OTHER FEATURE ON PACKAGE BOOY |  |  |  |  |  |  |  |
| 88888 | EXACT SHAPE OF EACH CCRNER IS OPTIONNL |  |  |  |  |  |  |  |
|  | ALL DIMENSISNS ARE IN MLLUMETRES |  |  |  |  |  |  |  |
|  |  |  |  |  |  | 6024 Silver San Jose, FAX: (408) $\qquad$ |  |  |
|  |  |  | $\begin{array}{\|l\|} \hline \text { DATE } \\ \hline 00 / 15 / 08 \\ \hline \end{array}$ |  | $\begin{aligned} & \text { BL/BR PACKA } \\ & 23 . D \times 23.0 \\ & 1.0 \mathrm{~mm} \mathrm{mid} \end{aligned}$ | $\begin{aligned} & \text { E OUTLINE } \\ & \text { m BODY } \\ & \text { H FCBGA } \end{aligned}$ |  |  |
|  |  |  |  | $\begin{array}{\|c\|} \hline \text { SDF } \\ C \end{array}$ | $\stackrel{\text { DRAWNG No. }}{ } \quad \mathrm{PSC}$ | $-4202$ |  | Rev 00 0 |
|  |  |  |  | Do nor | Schle dramng |  | SHET 2 | OF 2 |



IDT 89HPES16H16 Data Sheet

## Revision History

April 7, 2008: Publication of Preliminary data sheet with $23 \times 23 \mathrm{~mm}$ FCBGA package option.
April 16, 2008: In Table 16, Thermal Specifications, revised values for $\theta_{\mathrm{JA}}, \theta_{\mathrm{JB}}$, and $\theta_{\mathrm{JC}}$..
October 21, 2009: Added Industrial temperature to ordering codes on page 35.
October 3, 2011: Added new Table 14, PES16H16 Absolute Maximum Voltage Rating.

IDT 89HPES16H16 Data Sheet

## Ordering Information

| NN | A | AAA | NNANN | AA | AA | A | Legend <br> A = Alpha Character |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Product <br> Family | Operating Voltage | Device <br> Family | Product Detail | Device Revision | Package | Temp Range |  |
|  |  |  |  |  |  | $\underbrace{}_{1}{ }^{\text {Blank }}$ | Commercial Temperature $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ Ambient) Industrial Temperature $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ Ambient) |
|  |  |  |  |  |  | $\left\lvert\, \begin{aligned} & \text { BL } \\ & \mathrm{BR}\end{aligned}\right.$ | 484-ball FCBGA <br> 484-ball FCBGA, RoHS |
|  |  |  |  |  |  | $\begin{aligned} & -\mathrm{ZA} \\ & -16 \mathrm{H} 16 \end{aligned}$ | ZA revision 16-lane, 16-port |
|  |  |  |  |  |  | PES | PCI Express Switch |
|  |  |  |  |  |  | H | 1.0V +/- 0.1V Core Voltage |
|  |  |  |  |  |  | 89 | Serial Switching Product |

## Valid Combinations

| 89HPES16H16ZABL | 484 -ball FCBGA package, Commercial Temperature |
| :--- | :--- |
| 89HPES16H16ZABR | 484 -ball RoHS FCBGA package, Commercial Temperature |
| 89HPES16H16ZABLI | 484 -ball FCBGA package, Industrial Temperature |
| 89HPES16H16ZABRI | 484 -ball RoHS FCBGA package, Industrial Temperature |

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com
for Tech Support: email: ssdhelp@idt.com phone: 408-284-8208

